SlideShare une entreprise Scribd logo
1  sur  4
Télécharger pour lire hors ligne
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE)
e-ISSN: 2278-2834,p- ISSN: 2278-8735.Volume 10, Issue 1, Ver. II (Jan - Feb. 2015), PP 32-35
www.iosrjournals.org
DOI: 10.9790/2834-10123235 www.iosrjournals.org 32 | Page
Evaluating the Synchronization of a Chaotic Encryption Scheme
Using Different Channel Parameters
Joan Jani1
, Partizan Malkaj2
1,2
(Department of Engineering Physics, Polytechnic University of Tirana, Albania)
Abstract: In this paper we perform a quality control over an chaotic masking encryption scheme. We simulate
a nonlinear system based on Chua’s chaotic oscillator. Simulations were carried out using Multisim, which is
widely accepted as the circuit simulation software that provides for an interface adequately close to real
implementation. In order the circuit to be used in chaotic encryption schemes we have implemented a master
slave chaotic synchronization scheme. We investigate the robustness of the simulation with respect to the
resistance of the line which connect the two systems. For our results we have figure out that the synchronization
could be achieved if the line has a total resistance below 3.5kΩ.
Keywords: chaotic circuit, chaotic encryption, nonlinear circuits, Chua’s circuit.
I. Introduction
In recent year there have been proposed many circuit based on chaotic operation [1], [2], [3]. The
Chua’s chaotic circuit it was the first nonlinear circuit to reveal the presence of chaos. Sample circuits with a
simplify topology with a transistor operated in reverse active region [4]. In addition the presence of chaos could
be seen and in a differential amplifier topology [5]. The presence of chaos in these circuits has been verified
using the nonlinear time series analysis[6]. One of the great achievements of the chaos theory is the application
in secure communications.[7].
The goal of the article is to present the performance of a chaotic encryption scheme, simulating the
path loss over a chaotic masking system. This is very important in order the chaotic encrypted signal to be
decrypted at the receiver.
The paper is structured as follow. After a short introduction, a short presentation of Chua’s chaotic
circuit follows. We achieve the synchronization of two Chua’s circuit using simulation. The evaluation of the
system is performed changing the path loses between the receiver and transmitter. At the end the conclusion of
the paper are given
II. The Chua’s Circuit
In this section we present the Chua’s chaotic oscillator. The circuit is simple circuit which exhibits a
variety of bifurcation and chaos. The ability to synchronize remote systems through the use of a common drive
signal provides the potential for coherent communication over deferent channels.[8]
It consists of simple electronic components resistors, inductor, capacitors and operational amplifiers.
The L1 inductor and C2 capacitor build a resonant circuit (fig. 1), whereas their values determine the basic
oscillation frequency[9].
The use of mathematical tools is necessary for a more detailed analysis of chaotic circuits. The circuit
must be described by a suitable mathematical model – by corresponding differential equations [10]. The
equations bellow describes the behavior of the Chua’s circuit:
1 2 1
1 1
2 1 2
2
2
( )
L
L
dv v v
C h v
dt R
dv v v
C i
dt R
di
L v
dt

 

 
 
(1)
Where v1 implies the voltage over the capacitor C1, v2 the voltage over the capacitor C2, iL the current
through the inductance, C1 and C2 the capacitance of the capacitor C1 and C2 respectively. In addition it is needed
to mention that h(v1) is the nonlinear resistor of the circuit. The current versus voltage characteristic of this
resistor could be written as:
1 1 1 1
1
( ) ( )(| | | |)
2
b a bh v G v G G v E v E      (2)
Evaluating the synchronization of a chaotic encryption scheme using different channel parameters
DOI: 10.9790/2834-10123235 www.iosrjournals.org 33 | Page
where aG and bG are the slopes of conductance in the inner and outer regions, which in our case are negative,
and E denote the breakpoints [10]. As it easy to be seen, the nonlinear oscillator is coming from a typical RLC
oscillator.
L1
18mH
C1
100nF
C2
10nF
R1
2kΩ
Key=A
10%
U1A
TL082CD
3
2
4
8
1
U2A
TL082CD
3
2
4
8
1
R2
22kΩ
5%
R3
22kΩ
5%
R4
220Ω
5%
R5
220Ω
5%
V1
9 V
V2
-9 V
R6
3.3kΩ
5%
R7
2.2kΩ
5%XSC1
A B
Ext Trig
+
+
_
_ + _
Figure 1: The schematic of the Chua’s circuit.
The realization of the circuit is presented in fig. 1. We have used two TL082CD operational amplifier,
for realization the nonlinear resistor which is the key factor for the circuit to behave in a chaotic order.
III. The Problem Of Synchronization
The synchronization of a master slave chaotic scheme could be achieved connection the capacitor C1 of
the master circuit with the capacitor C2 of the slave circuit [11]. The realization of this synchronization
technique is presented at fig. 2.
In fig. 2 from the right hand side is presented the master circuit (transmitter), the circuit is operating in
a chaotic behavior giving a double scrolled attractor as it can be seen in (fig. 3). The receiver which is presented
in the left hand side, it is identical with the transmitter ones.
L1
18mH
C1
100nF
C2
10nF
R1
2kΩ
Key=A
10%
U1A
TL082CD
3
2
4
8
1
U2A
TL082CD
3
2
4
8
1
R2
22kΩ
5%
R3
22kΩ
5%
R4
220Ω
5%
R5
220Ω
5%
V1
9 V
V2
-9 V
R6
3.3kΩ
5%
R7
2.2kΩ
5%XSC1
A B
Ext Trig
+
+
_
_ + _
L2
18mH
C3
100nF
C4
10nF
R8
2kΩ
Key=A
10%
U3A
TL082CD
3
2
4
8
1
U4A
TL082CD
3
2
4
8
1
R9
22kΩ
5%
R10
22kΩ
5%
R11
220Ω
5%
R12
220Ω
5%
V3
9 V
V4
-9 V
R13
3.3kΩ
5%
R14
2.2kΩ
5%
XSC2
A B
Ext Trig
+
+
_
_ + _
XSC3
A B
Ext Trig
+
+
_
_ + _
Figure 2. The synchronization of two couple chaotic oschilators.
There we have a pair of the Chua’s circuit presented in fig. 1. We have connected the capacitors with a
resistance free line. As it is expected form theory and verified from the simulation (fig. 3) we can achieve a
perfect synchronization. Here the v2(t) at the transmitter is identical with v2*(t) at the receiver. As a result in the
scope we see a y=x line. In fig. 3 the attractor presented in the right figure is presenting the double scroll
attractor of the receiver.
Evaluating the synchronization of a chaotic encryption scheme using different channel parameters
DOI: 10.9790/2834-10123235 www.iosrjournals.org 34 | Page
Increasing the resistance of the line at 3.5KΩ we can see a partial synchronization. According to our
simulation at the begging we can notice a partial synchronization. This could be explained from the difference
between the transmitted signal and the received one. After a couple of second we receive a perfect
synchronization which could last for a long time. In fig. 4 at the right hand side is presented the v2(t) at the
transmitter versus the v2*(t) at the receiver and at the left hide side is presented the chaotic attractor.
Comparing the chaotic attractors generated at this deferent condition we do not notice any deference in
the characteristics of the chaotic attractor. In figures bellow the results from the simulation are presented. We
have changed the resistance from zero ohm to 3.5kΩ, and finally to 10kΩ.
Figure 3. There is no resistance which between the connecting line of master and slave (transmitter -
receiver). Form the left is the attractor and from the right the scope in XY mode were in X represent the voltage
of C1 and C2 the voltage over C2.
Figure 4. The resistance which connect the master-slave oscillator is R=3.5 kΩ. As it can been seen
there is synchronization.
IV. Conclusion
In this paper we have presented an implementation of synchronization of Chua’s chaotic circuit. The
motivation for synchronization of a chaotic circuit is from the fact that this circuit could be used for encryption.
Chaotic circuits and their digital models, respectively, can be included in any sort of cryptosystems [12]. We
have used the Multisim, an electronic circuit simulation software, well known for its close to real results.
After simulating a master – slave coupled chaotic transition scheme we figured out that increasing the
resistance of the synchronization line more than 3.5kΩ we are not able to have a synchronized system. This
could reduce the distance between the transmitter and receiver, since the larger the distance the bigger the
resistance. In the design of a chaotic encryption scheme this problem could be solved with the use of
amplifications through the line.
Evaluating the synchronization of a chaotic encryption scheme using different channel parameters
DOI: 10.9790/2834-10123235 www.iosrjournals.org 35 | Page
Figure 5. The resistance which connect the master-slave oscillator is R=10kΩ. As it can been seen
there is no synchronization.
Acknowledgements
I gratefully acknowledge the support and generosity of Polytechnic University of Tirana and especially
the rector of UPT Jorgaq Kacani for their support and contribution all, without which the present study could not
have been completed.
References
[1]. L. Chua, The genesis of Chua’s circuit, vol. 46. 1992, pp. 250–257.
[2]. M. P. Hanias, Z. Avgerinos, and G. S. Tombras, “Period doubling, Feigenbaum constant and time series prediction in an
experimental chaotic RLD circuit,” Chaos, Solitons & Fractals, vol. 40, no. 3, pp. 1050–1059, May 2009.
[3]. M. P. Hanias and G. S. Tombras, “Time series analysis in a single transistor chaotic circuit,” Chaos, Solitons & Fractals, vol. 40, no.
1, pp. 246–256, Apr. 2009.
[4]. M. P. Hanias, I. L. Giannis, and G. S. Tombras, “Chaotic operation by a single transistor circuit in the reverse active region.,”
Chaos, vol. 20, no. 1, p. 013105, Mar. 2010.
[5]. J. Jani and P. Malkaj, “Simulation and implementation fo the Chua’s chaotic oscilator,” in Conference International Conference
Research and Education In Natural Sciences, 2013, pp. 164–168.
[6]. R. Hegger, H. Kantz, and T. Schreiber, “Practical implementation of nonlinear time series methods: The TISEAN package.,” Chaos,
vol. 9, no. 2, pp. 413–435, Jun. 1999.
[7]. B. Aimone and S. Larson, “Chaotic Circuits and Encryption,” Neurophysics Lab, 2006.
[8]. T. Matsumoto, L. Chua, and S. Tanaka, “Simplest chaotic nonautonomous circuit,” Phys. Rev. A, 1984.
[9]. M. Kennedy, “Three steps to chaos. II. A Chua’s circuit primer,” Circuits Syst. I Fundam. Theory …, vol. 40, no. 9211603, 1993.
[10]. M. Kennedy, “Three steps to chaos. I. Evolution,” Circuits Syst. I Fundam. Theory …, 1993.
[11]. L. Pecora and T. Carroll, “Synchronization in chaotic systems,” Phys. Rev. Lett., vol. 64, pp. 821–824, 1990.
[12]. L. Kocarev and S. Lian, Eds., Chaos-Based Cryptography, vol. 354. Berlin, Heidelberg: Springer Berlin Heidelberg, 2011.

Contenu connexe

Tendances

Introduction to Electronics
Introduction to ElectronicsIntroduction to Electronics
Introduction to ElectronicsAnkit Kumar
 
DESIGNED A 350NM TWO STAGE OPERATIONAL AMPLIFIER
DESIGNED A 350NM TWO STAGE OPERATIONAL AMPLIFIERDESIGNED A 350NM TWO STAGE OPERATIONAL AMPLIFIER
DESIGNED A 350NM TWO STAGE OPERATIONAL AMPLIFIERIlango Jeyasubramanian
 
Ad vlsi pass-transistor logic_yalagoud_patil
Ad vlsi pass-transistor logic_yalagoud_patilAd vlsi pass-transistor logic_yalagoud_patil
Ad vlsi pass-transistor logic_yalagoud_patilYalagoud Patil
 
Multi carrier equalization by restoration of redundanc y (merry) for adaptive...
Multi carrier equalization by restoration of redundanc y (merry) for adaptive...Multi carrier equalization by restoration of redundanc y (merry) for adaptive...
Multi carrier equalization by restoration of redundanc y (merry) for adaptive...IJNSA Journal
 
Lecture Notes: EEEC6440315 Communication Systems - Analogue Modulation
Lecture Notes:  EEEC6440315 Communication Systems - Analogue ModulationLecture Notes:  EEEC6440315 Communication Systems - Analogue Modulation
Lecture Notes: EEEC6440315 Communication Systems - Analogue ModulationAIMST University
 
Circuit laws & network theorems
Circuit laws  & network theoremsCircuit laws  & network theorems
Circuit laws & network theoremsHimanshu Batra
 
DESIGN AND PERFORMANCE ANALYSIS OF NINE STAGES CMOS BASED RING OSCILLATOR
DESIGN AND PERFORMANCE ANALYSIS OF NINE STAGES CMOS BASED RING OSCILLATORDESIGN AND PERFORMANCE ANALYSIS OF NINE STAGES CMOS BASED RING OSCILLATOR
DESIGN AND PERFORMANCE ANALYSIS OF NINE STAGES CMOS BASED RING OSCILLATORVLSICS Design
 
Memristor-Capacitor Based Startup Circuit for Voltage Reference Generators
Memristor-Capacitor Based Startup Circuit for Voltage Reference GeneratorsMemristor-Capacitor Based Startup Circuit for Voltage Reference Generators
Memristor-Capacitor Based Startup Circuit for Voltage Reference Generatorsmangal das
 
Tutorial simulations-elec 380
Tutorial simulations-elec 380Tutorial simulations-elec 380
Tutorial simulations-elec 380Moez Ansary
 
A Comparison Of Vlsi Interconnect Models
A Comparison Of Vlsi Interconnect ModelsA Comparison Of Vlsi Interconnect Models
A Comparison Of Vlsi Interconnect Modelshappybhatia
 
IRJET- Design of ODD-Even Parity Generator using Six Transistors XOR-XNOR Module
IRJET- Design of ODD-Even Parity Generator using Six Transistors XOR-XNOR ModuleIRJET- Design of ODD-Even Parity Generator using Six Transistors XOR-XNOR Module
IRJET- Design of ODD-Even Parity Generator using Six Transistors XOR-XNOR ModuleIRJET Journal
 
FAST XOR-XNOR CIRCUIT
FAST XOR-XNOR CIRCUITFAST XOR-XNOR CIRCUIT
FAST XOR-XNOR CIRCUITILA SHARMA
 
Rlc circuits and differential equations1
Rlc circuits and differential equations1Rlc circuits and differential equations1
Rlc circuits and differential equations1Ghanima Eyleeuhs
 
ACCURATE Q-PREDICTION FOR RFIC SPIRAL INDUCTORS USING THE 3DB BANDWIDTH
ACCURATE Q-PREDICTION FOR RFIC SPIRAL INDUCTORS  USING THE 3DB BANDWIDTHACCURATE Q-PREDICTION FOR RFIC SPIRAL INDUCTORS  USING THE 3DB BANDWIDTH
ACCURATE Q-PREDICTION FOR RFIC SPIRAL INDUCTORS USING THE 3DB BANDWIDTHIlango Jeyasubramanian
 

Tendances (20)

Introduction to Electronics
Introduction to ElectronicsIntroduction to Electronics
Introduction to Electronics
 
DESIGNED A 350NM TWO STAGE OPERATIONAL AMPLIFIER
DESIGNED A 350NM TWO STAGE OPERATIONAL AMPLIFIERDESIGNED A 350NM TWO STAGE OPERATIONAL AMPLIFIER
DESIGNED A 350NM TWO STAGE OPERATIONAL AMPLIFIER
 
Ad vlsi pass-transistor logic_yalagoud_patil
Ad vlsi pass-transistor logic_yalagoud_patilAd vlsi pass-transistor logic_yalagoud_patil
Ad vlsi pass-transistor logic_yalagoud_patil
 
Electronics Quiz
Electronics QuizElectronics Quiz
Electronics Quiz
 
Multi carrier equalization by restoration of redundanc y (merry) for adaptive...
Multi carrier equalization by restoration of redundanc y (merry) for adaptive...Multi carrier equalization by restoration of redundanc y (merry) for adaptive...
Multi carrier equalization by restoration of redundanc y (merry) for adaptive...
 
Lecture Notes: EEEC6440315 Communication Systems - Analogue Modulation
Lecture Notes:  EEEC6440315 Communication Systems - Analogue ModulationLecture Notes:  EEEC6440315 Communication Systems - Analogue Modulation
Lecture Notes: EEEC6440315 Communication Systems - Analogue Modulation
 
Circuit laws & network theorems
Circuit laws  & network theoremsCircuit laws  & network theorems
Circuit laws & network theorems
 
DESIGN AND PERFORMANCE ANALYSIS OF NINE STAGES CMOS BASED RING OSCILLATOR
DESIGN AND PERFORMANCE ANALYSIS OF NINE STAGES CMOS BASED RING OSCILLATORDESIGN AND PERFORMANCE ANALYSIS OF NINE STAGES CMOS BASED RING OSCILLATOR
DESIGN AND PERFORMANCE ANALYSIS OF NINE STAGES CMOS BASED RING OSCILLATOR
 
Memristor-Capacitor Based Startup Circuit for Voltage Reference Generators
Memristor-Capacitor Based Startup Circuit for Voltage Reference GeneratorsMemristor-Capacitor Based Startup Circuit for Voltage Reference Generators
Memristor-Capacitor Based Startup Circuit for Voltage Reference Generators
 
Modeling of an RLC circuit
Modeling of an RLC circuitModeling of an RLC circuit
Modeling of an RLC circuit
 
Tutorial simulations-elec 380
Tutorial simulations-elec 380Tutorial simulations-elec 380
Tutorial simulations-elec 380
 
A Comparison Of Vlsi Interconnect Models
A Comparison Of Vlsi Interconnect ModelsA Comparison Of Vlsi Interconnect Models
A Comparison Of Vlsi Interconnect Models
 
IRJET- Design of ODD-Even Parity Generator using Six Transistors XOR-XNOR Module
IRJET- Design of ODD-Even Parity Generator using Six Transistors XOR-XNOR ModuleIRJET- Design of ODD-Even Parity Generator using Six Transistors XOR-XNOR Module
IRJET- Design of ODD-Even Parity Generator using Six Transistors XOR-XNOR Module
 
FAST XOR-XNOR CIRCUIT
FAST XOR-XNOR CIRCUITFAST XOR-XNOR CIRCUIT
FAST XOR-XNOR CIRCUIT
 
Dsp manual
Dsp manualDsp manual
Dsp manual
 
Rlc circuits and differential equations1
Rlc circuits and differential equations1Rlc circuits and differential equations1
Rlc circuits and differential equations1
 
ACCURATE Q-PREDICTION FOR RFIC SPIRAL INDUCTORS USING THE 3DB BANDWIDTH
ACCURATE Q-PREDICTION FOR RFIC SPIRAL INDUCTORS  USING THE 3DB BANDWIDTHACCURATE Q-PREDICTION FOR RFIC SPIRAL INDUCTORS  USING THE 3DB BANDWIDTH
ACCURATE Q-PREDICTION FOR RFIC SPIRAL INDUCTORS USING THE 3DB BANDWIDTH
 
R-L-C circuit
R-L-C circuitR-L-C circuit
R-L-C circuit
 
Rc delay modelling in vlsi
Rc delay modelling in vlsiRc delay modelling in vlsi
Rc delay modelling in vlsi
 
Electrical lab
Electrical labElectrical lab
Electrical lab
 

En vedette

Crack Detection for Various Loading Conditions in Beam Using Hilbert – Huang ...
Crack Detection for Various Loading Conditions in Beam Using Hilbert – Huang ...Crack Detection for Various Loading Conditions in Beam Using Hilbert – Huang ...
Crack Detection for Various Loading Conditions in Beam Using Hilbert – Huang ...IOSR Journals
 
Feature Based Semantic Polarity Analysis Through Ontology
Feature Based Semantic Polarity Analysis Through OntologyFeature Based Semantic Polarity Analysis Through Ontology
Feature Based Semantic Polarity Analysis Through OntologyIOSR Journals
 
Pseudo-Source Rock Characterization
Pseudo-Source Rock CharacterizationPseudo-Source Rock Characterization
Pseudo-Source Rock CharacterizationIOSR Journals
 
A Review on Concept Drift
A Review on Concept DriftA Review on Concept Drift
A Review on Concept DriftIOSR Journals
 
Big Data Analysis and Its Scheduling Policy – Hadoop
Big Data Analysis and Its Scheduling Policy – HadoopBig Data Analysis and Its Scheduling Policy – Hadoop
Big Data Analysis and Its Scheduling Policy – HadoopIOSR Journals
 

En vedette (20)

G018214246
G018214246G018214246
G018214246
 
G010613135
G010613135G010613135
G010613135
 
C1303020912
C1303020912C1303020912
C1303020912
 
Crack Detection for Various Loading Conditions in Beam Using Hilbert – Huang ...
Crack Detection for Various Loading Conditions in Beam Using Hilbert – Huang ...Crack Detection for Various Loading Conditions in Beam Using Hilbert – Huang ...
Crack Detection for Various Loading Conditions in Beam Using Hilbert – Huang ...
 
F1302022933
F1302022933F1302022933
F1302022933
 
Feature Based Semantic Polarity Analysis Through Ontology
Feature Based Semantic Polarity Analysis Through OntologyFeature Based Semantic Polarity Analysis Through Ontology
Feature Based Semantic Polarity Analysis Through Ontology
 
Pseudo-Source Rock Characterization
Pseudo-Source Rock CharacterizationPseudo-Source Rock Characterization
Pseudo-Source Rock Characterization
 
G013154045
G013154045G013154045
G013154045
 
H010634043
H010634043H010634043
H010634043
 
J010346786
J010346786J010346786
J010346786
 
H010514852
H010514852H010514852
H010514852
 
Q130403104114
Q130403104114Q130403104114
Q130403104114
 
Q01262105114
Q01262105114Q01262105114
Q01262105114
 
A1303040108
A1303040108A1303040108
A1303040108
 
F013123542
F013123542F013123542
F013123542
 
B1304030609
B1304030609B1304030609
B1304030609
 
A Review on Concept Drift
A Review on Concept DriftA Review on Concept Drift
A Review on Concept Drift
 
Big Data Analysis and Its Scheduling Policy – Hadoop
Big Data Analysis and Its Scheduling Policy – HadoopBig Data Analysis and Its Scheduling Policy – Hadoop
Big Data Analysis and Its Scheduling Policy – Hadoop
 
C012311114
C012311114C012311114
C012311114
 
H017164955
H017164955H017164955
H017164955
 

Similaire à Evaluating the Synchronization of a Chaotic Encryption Scheme Using Different Channel Parameters

Azizan_2020_IOP_Conf._Ser.__Mater._Sci._Eng._767_012004.pdf
Azizan_2020_IOP_Conf._Ser.__Mater._Sci._Eng._767_012004.pdfAzizan_2020_IOP_Conf._Ser.__Mater._Sci._Eng._767_012004.pdf
Azizan_2020_IOP_Conf._Ser.__Mater._Sci._Eng._767_012004.pdfSultanAlSaiari1
 
Wavelet Based Fault Detection, Classification in Transmission System with TCS...
Wavelet Based Fault Detection, Classification in Transmission System with TCS...Wavelet Based Fault Detection, Classification in Transmission System with TCS...
Wavelet Based Fault Detection, Classification in Transmission System with TCS...IJERA Editor
 
Carbon nano tube based delay model for high speed energy efficient on chip da...
Carbon nano tube based delay model for high speed energy efficient on chip da...Carbon nano tube based delay model for high speed energy efficient on chip da...
Carbon nano tube based delay model for high speed energy efficient on chip da...elelijjournal
 
Pst presentation ms f19_008
Pst presentation ms f19_008Pst presentation ms f19_008
Pst presentation ms f19_008hamza zaheer
 
Quantitative Modeling and Simulation of Single-Electron Transistor
Quantitative Modeling and Simulation of Single-Electron TransistorQuantitative Modeling and Simulation of Single-Electron Transistor
Quantitative Modeling and Simulation of Single-Electron TransistorIRJET Journal
 
Modeling Of Transfer Function Characteristic of Rlc-Circuit
Modeling Of Transfer Function Characteristic of Rlc-Circuit Modeling Of Transfer Function Characteristic of Rlc-Circuit
Modeling Of Transfer Function Characteristic of Rlc-Circuit IOSR Journals
 
Boukhriss Compeng Italy 2022.pdf
Boukhriss Compeng Italy 2022.pdfBoukhriss Compeng Italy 2022.pdf
Boukhriss Compeng Italy 2022.pdfALIBOUKHRISS
 
Modeling of solar array and analyze the current transient
Modeling of solar array and analyze the current transientModeling of solar array and analyze the current transient
Modeling of solar array and analyze the current transientEditor Jacotech
 
Modeling of solar array and analyze the current transient response of shunt s...
Modeling of solar array and analyze the current transient response of shunt s...Modeling of solar array and analyze the current transient response of shunt s...
Modeling of solar array and analyze the current transient response of shunt s...Editor Jacotech
 
Reach and Operating Time Correction of Digital Distance Relay
Reach and Operating Time Correction of Digital Distance Relay Reach and Operating Time Correction of Digital Distance Relay
Reach and Operating Time Correction of Digital Distance Relay Yayah Zakaria
 
Reach and Operating Time Correction of Digital Distance Relay
Reach and Operating Time Correction of Digital Distance Relay Reach and Operating Time Correction of Digital Distance Relay
Reach and Operating Time Correction of Digital Distance Relay IJECEIAES
 
Fault modeling and parametric fault detection in analog VLSI circuits using d...
Fault modeling and parametric fault detection in analog VLSI circuits using d...Fault modeling and parametric fault detection in analog VLSI circuits using d...
Fault modeling and parametric fault detection in analog VLSI circuits using d...IJECEIAES
 
Conducted electromagnetic interference mitigation in super-lift Luo-converte...
Conducted electromagnetic interference mitigation in super-lift  Luo-converte...Conducted electromagnetic interference mitigation in super-lift  Luo-converte...
Conducted electromagnetic interference mitigation in super-lift Luo-converte...IJECEIAES
 
A LOW POWER, LOW PHASE NOISE CMOS LC OSCILLATOR
A LOW POWER, LOW PHASE NOISE CMOS LC OSCILLATORA LOW POWER, LOW PHASE NOISE CMOS LC OSCILLATOR
A LOW POWER, LOW PHASE NOISE CMOS LC OSCILLATORIJEEE
 
A LOW POWER, LOW PHASE NOISE CMOS LC OSCILLATOR
A LOW POWER, LOW PHASE NOISE CMOS LC OSCILLATORA LOW POWER, LOW PHASE NOISE CMOS LC OSCILLATOR
A LOW POWER, LOW PHASE NOISE CMOS LC OSCILLATORIJEEE
 
Compact low power high slew-rate cmos buffer amplifier with power gating tech...
Compact low power high slew-rate cmos buffer amplifier with power gating tech...Compact low power high slew-rate cmos buffer amplifier with power gating tech...
Compact low power high slew-rate cmos buffer amplifier with power gating tech...VLSICS Design
 
Ferroresonance Conditions in Wind Parks
Ferroresonance Conditions in Wind Parks Ferroresonance Conditions in Wind Parks
Ferroresonance Conditions in Wind Parks Bérengère VIGNAUX
 

Similaire à Evaluating the Synchronization of a Chaotic Encryption Scheme Using Different Channel Parameters (20)

Azizan_2020_IOP_Conf._Ser.__Mater._Sci._Eng._767_012004.pdf
Azizan_2020_IOP_Conf._Ser.__Mater._Sci._Eng._767_012004.pdfAzizan_2020_IOP_Conf._Ser.__Mater._Sci._Eng._767_012004.pdf
Azizan_2020_IOP_Conf._Ser.__Mater._Sci._Eng._767_012004.pdf
 
Wavelet Based Fault Detection, Classification in Transmission System with TCS...
Wavelet Based Fault Detection, Classification in Transmission System with TCS...Wavelet Based Fault Detection, Classification in Transmission System with TCS...
Wavelet Based Fault Detection, Classification in Transmission System with TCS...
 
Carbon nano tube based delay model for high speed energy efficient on chip da...
Carbon nano tube based delay model for high speed energy efficient on chip da...Carbon nano tube based delay model for high speed energy efficient on chip da...
Carbon nano tube based delay model for high speed energy efficient on chip da...
 
Pst presentation ms f19_008
Pst presentation ms f19_008Pst presentation ms f19_008
Pst presentation ms f19_008
 
Quantitative Modeling and Simulation of Single-Electron Transistor
Quantitative Modeling and Simulation of Single-Electron TransistorQuantitative Modeling and Simulation of Single-Electron Transistor
Quantitative Modeling and Simulation of Single-Electron Transistor
 
wireless power transfer
wireless power transferwireless power transfer
wireless power transfer
 
E017122733
E017122733E017122733
E017122733
 
Modeling Of Transfer Function Characteristic of Rlc-Circuit
Modeling Of Transfer Function Characteristic of Rlc-Circuit Modeling Of Transfer Function Characteristic of Rlc-Circuit
Modeling Of Transfer Function Characteristic of Rlc-Circuit
 
Boukhriss Compeng Italy 2022.pdf
Boukhriss Compeng Italy 2022.pdfBoukhriss Compeng Italy 2022.pdf
Boukhriss Compeng Italy 2022.pdf
 
Modeling of solar array and analyze the current transient
Modeling of solar array and analyze the current transientModeling of solar array and analyze the current transient
Modeling of solar array and analyze the current transient
 
Modeling of solar array and analyze the current transient response of shunt s...
Modeling of solar array and analyze the current transient response of shunt s...Modeling of solar array and analyze the current transient response of shunt s...
Modeling of solar array and analyze the current transient response of shunt s...
 
Reach and Operating Time Correction of Digital Distance Relay
Reach and Operating Time Correction of Digital Distance Relay Reach and Operating Time Correction of Digital Distance Relay
Reach and Operating Time Correction of Digital Distance Relay
 
Reach and Operating Time Correction of Digital Distance Relay
Reach and Operating Time Correction of Digital Distance Relay Reach and Operating Time Correction of Digital Distance Relay
Reach and Operating Time Correction of Digital Distance Relay
 
Fault modeling and parametric fault detection in analog VLSI circuits using d...
Fault modeling and parametric fault detection in analog VLSI circuits using d...Fault modeling and parametric fault detection in analog VLSI circuits using d...
Fault modeling and parametric fault detection in analog VLSI circuits using d...
 
Conducted electromagnetic interference mitigation in super-lift Luo-converte...
Conducted electromagnetic interference mitigation in super-lift  Luo-converte...Conducted electromagnetic interference mitigation in super-lift  Luo-converte...
Conducted electromagnetic interference mitigation in super-lift Luo-converte...
 
A LOW POWER, LOW PHASE NOISE CMOS LC OSCILLATOR
A LOW POWER, LOW PHASE NOISE CMOS LC OSCILLATORA LOW POWER, LOW PHASE NOISE CMOS LC OSCILLATOR
A LOW POWER, LOW PHASE NOISE CMOS LC OSCILLATOR
 
A LOW POWER, LOW PHASE NOISE CMOS LC OSCILLATOR
A LOW POWER, LOW PHASE NOISE CMOS LC OSCILLATORA LOW POWER, LOW PHASE NOISE CMOS LC OSCILLATOR
A LOW POWER, LOW PHASE NOISE CMOS LC OSCILLATOR
 
Compact low power high slew-rate cmos buffer amplifier with power gating tech...
Compact low power high slew-rate cmos buffer amplifier with power gating tech...Compact low power high slew-rate cmos buffer amplifier with power gating tech...
Compact low power high slew-rate cmos buffer amplifier with power gating tech...
 
Ferroresonance Conditions in Wind Parks
Ferroresonance Conditions in Wind Parks Ferroresonance Conditions in Wind Parks
Ferroresonance Conditions in Wind Parks
 
upload1
upload1upload1
upload1
 

Plus de IOSR Journals (20)

A011140104
A011140104A011140104
A011140104
 
M0111397100
M0111397100M0111397100
M0111397100
 
L011138596
L011138596L011138596
L011138596
 
K011138084
K011138084K011138084
K011138084
 
J011137479
J011137479J011137479
J011137479
 
I011136673
I011136673I011136673
I011136673
 
G011134454
G011134454G011134454
G011134454
 
H011135565
H011135565H011135565
H011135565
 
F011134043
F011134043F011134043
F011134043
 
E011133639
E011133639E011133639
E011133639
 
D011132635
D011132635D011132635
D011132635
 
C011131925
C011131925C011131925
C011131925
 
B011130918
B011130918B011130918
B011130918
 
A011130108
A011130108A011130108
A011130108
 
I011125160
I011125160I011125160
I011125160
 
H011124050
H011124050H011124050
H011124050
 
G011123539
G011123539G011123539
G011123539
 
F011123134
F011123134F011123134
F011123134
 
E011122530
E011122530E011122530
E011122530
 
D011121524
D011121524D011121524
D011121524
 

Dernier

Computer Graphics Introduction, Open GL, Line and Circle drawing algorithm
Computer Graphics Introduction, Open GL, Line and Circle drawing algorithmComputer Graphics Introduction, Open GL, Line and Circle drawing algorithm
Computer Graphics Introduction, Open GL, Line and Circle drawing algorithmDeepika Walanjkar
 
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor CatchersTechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catcherssdickerson1
 
US Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of ActionUS Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of ActionMebane Rash
 
Immutable Image-Based Operating Systems - EW2024.pdf
Immutable Image-Based Operating Systems - EW2024.pdfImmutable Image-Based Operating Systems - EW2024.pdf
Immutable Image-Based Operating Systems - EW2024.pdfDrew Moseley
 
Artificial Intelligence in Power System overview
Artificial Intelligence in Power System overviewArtificial Intelligence in Power System overview
Artificial Intelligence in Power System overviewsandhya757531
 
DEVICE DRIVERS AND INTERRUPTS SERVICE MECHANISM.pdf
DEVICE DRIVERS AND INTERRUPTS  SERVICE MECHANISM.pdfDEVICE DRIVERS AND INTERRUPTS  SERVICE MECHANISM.pdf
DEVICE DRIVERS AND INTERRUPTS SERVICE MECHANISM.pdfAkritiPradhan2
 
2022 AWS DNA Hackathon 장애 대응 솔루션 jarvis.
2022 AWS DNA Hackathon 장애 대응 솔루션 jarvis.2022 AWS DNA Hackathon 장애 대응 솔루션 jarvis.
2022 AWS DNA Hackathon 장애 대응 솔루션 jarvis.elesangwon
 
multiple access in wireless communication
multiple access in wireless communicationmultiple access in wireless communication
multiple access in wireless communicationpanditadesh123
 
Prach: A Feature-Rich Platform Empowering the Autism Community
Prach: A Feature-Rich Platform Empowering the Autism CommunityPrach: A Feature-Rich Platform Empowering the Autism Community
Prach: A Feature-Rich Platform Empowering the Autism Communityprachaibot
 
Robotics-Asimov's Laws, Mechanical Subsystems, Robot Kinematics, Robot Dynami...
Robotics-Asimov's Laws, Mechanical Subsystems, Robot Kinematics, Robot Dynami...Robotics-Asimov's Laws, Mechanical Subsystems, Robot Kinematics, Robot Dynami...
Robotics-Asimov's Laws, Mechanical Subsystems, Robot Kinematics, Robot Dynami...Sumanth A
 
KCD Costa Rica 2024 - Nephio para parvulitos
KCD Costa Rica 2024 - Nephio para parvulitosKCD Costa Rica 2024 - Nephio para parvulitos
KCD Costa Rica 2024 - Nephio para parvulitosVictor Morales
 
Industrial Applications of Centrifugal Compressors
Industrial Applications of Centrifugal CompressorsIndustrial Applications of Centrifugal Compressors
Industrial Applications of Centrifugal CompressorsAlirezaBagherian3
 
11. Properties of Liquid Fuels in Energy Engineering.pdf
11. Properties of Liquid Fuels in Energy Engineering.pdf11. Properties of Liquid Fuels in Energy Engineering.pdf
11. Properties of Liquid Fuels in Energy Engineering.pdfHafizMudaserAhmad
 
Novel 3D-Printed Soft Linear and Bending Actuators
Novel 3D-Printed Soft Linear and Bending ActuatorsNovel 3D-Printed Soft Linear and Bending Actuators
Novel 3D-Printed Soft Linear and Bending ActuatorsResearcher Researcher
 
Comparative study of High-rise Building Using ETABS,SAP200 and SAFE., SAFE an...
Comparative study of High-rise Building Using ETABS,SAP200 and SAFE., SAFE an...Comparative study of High-rise Building Using ETABS,SAP200 and SAFE., SAFE an...
Comparative study of High-rise Building Using ETABS,SAP200 and SAFE., SAFE an...Erbil Polytechnic University
 
Earthing details of Electrical Substation
Earthing details of Electrical SubstationEarthing details of Electrical Substation
Earthing details of Electrical Substationstephanwindworld
 
Virtual memory management in Operating System
Virtual memory management in Operating SystemVirtual memory management in Operating System
Virtual memory management in Operating SystemRashmi Bhat
 
CS 3251 Programming in c all unit notes pdf
CS 3251 Programming in c all unit notes pdfCS 3251 Programming in c all unit notes pdf
CS 3251 Programming in c all unit notes pdfBalamuruganV28
 
TEST CASE GENERATION GENERATION BLOCK BOX APPROACH
TEST CASE GENERATION GENERATION BLOCK BOX APPROACHTEST CASE GENERATION GENERATION BLOCK BOX APPROACH
TEST CASE GENERATION GENERATION BLOCK BOX APPROACHSneha Padhiar
 
Main Memory Management in Operating System
Main Memory Management in Operating SystemMain Memory Management in Operating System
Main Memory Management in Operating SystemRashmi Bhat
 

Dernier (20)

Computer Graphics Introduction, Open GL, Line and Circle drawing algorithm
Computer Graphics Introduction, Open GL, Line and Circle drawing algorithmComputer Graphics Introduction, Open GL, Line and Circle drawing algorithm
Computer Graphics Introduction, Open GL, Line and Circle drawing algorithm
 
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor CatchersTechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
TechTAC® CFD Report Summary: A Comparison of Two Types of Tubing Anchor Catchers
 
US Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of ActionUS Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of Action
 
Immutable Image-Based Operating Systems - EW2024.pdf
Immutable Image-Based Operating Systems - EW2024.pdfImmutable Image-Based Operating Systems - EW2024.pdf
Immutable Image-Based Operating Systems - EW2024.pdf
 
Artificial Intelligence in Power System overview
Artificial Intelligence in Power System overviewArtificial Intelligence in Power System overview
Artificial Intelligence in Power System overview
 
DEVICE DRIVERS AND INTERRUPTS SERVICE MECHANISM.pdf
DEVICE DRIVERS AND INTERRUPTS  SERVICE MECHANISM.pdfDEVICE DRIVERS AND INTERRUPTS  SERVICE MECHANISM.pdf
DEVICE DRIVERS AND INTERRUPTS SERVICE MECHANISM.pdf
 
2022 AWS DNA Hackathon 장애 대응 솔루션 jarvis.
2022 AWS DNA Hackathon 장애 대응 솔루션 jarvis.2022 AWS DNA Hackathon 장애 대응 솔루션 jarvis.
2022 AWS DNA Hackathon 장애 대응 솔루션 jarvis.
 
multiple access in wireless communication
multiple access in wireless communicationmultiple access in wireless communication
multiple access in wireless communication
 
Prach: A Feature-Rich Platform Empowering the Autism Community
Prach: A Feature-Rich Platform Empowering the Autism CommunityPrach: A Feature-Rich Platform Empowering the Autism Community
Prach: A Feature-Rich Platform Empowering the Autism Community
 
Robotics-Asimov's Laws, Mechanical Subsystems, Robot Kinematics, Robot Dynami...
Robotics-Asimov's Laws, Mechanical Subsystems, Robot Kinematics, Robot Dynami...Robotics-Asimov's Laws, Mechanical Subsystems, Robot Kinematics, Robot Dynami...
Robotics-Asimov's Laws, Mechanical Subsystems, Robot Kinematics, Robot Dynami...
 
KCD Costa Rica 2024 - Nephio para parvulitos
KCD Costa Rica 2024 - Nephio para parvulitosKCD Costa Rica 2024 - Nephio para parvulitos
KCD Costa Rica 2024 - Nephio para parvulitos
 
Industrial Applications of Centrifugal Compressors
Industrial Applications of Centrifugal CompressorsIndustrial Applications of Centrifugal Compressors
Industrial Applications of Centrifugal Compressors
 
11. Properties of Liquid Fuels in Energy Engineering.pdf
11. Properties of Liquid Fuels in Energy Engineering.pdf11. Properties of Liquid Fuels in Energy Engineering.pdf
11. Properties of Liquid Fuels in Energy Engineering.pdf
 
Novel 3D-Printed Soft Linear and Bending Actuators
Novel 3D-Printed Soft Linear and Bending ActuatorsNovel 3D-Printed Soft Linear and Bending Actuators
Novel 3D-Printed Soft Linear and Bending Actuators
 
Comparative study of High-rise Building Using ETABS,SAP200 and SAFE., SAFE an...
Comparative study of High-rise Building Using ETABS,SAP200 and SAFE., SAFE an...Comparative study of High-rise Building Using ETABS,SAP200 and SAFE., SAFE an...
Comparative study of High-rise Building Using ETABS,SAP200 and SAFE., SAFE an...
 
Earthing details of Electrical Substation
Earthing details of Electrical SubstationEarthing details of Electrical Substation
Earthing details of Electrical Substation
 
Virtual memory management in Operating System
Virtual memory management in Operating SystemVirtual memory management in Operating System
Virtual memory management in Operating System
 
CS 3251 Programming in c all unit notes pdf
CS 3251 Programming in c all unit notes pdfCS 3251 Programming in c all unit notes pdf
CS 3251 Programming in c all unit notes pdf
 
TEST CASE GENERATION GENERATION BLOCK BOX APPROACH
TEST CASE GENERATION GENERATION BLOCK BOX APPROACHTEST CASE GENERATION GENERATION BLOCK BOX APPROACH
TEST CASE GENERATION GENERATION BLOCK BOX APPROACH
 
Main Memory Management in Operating System
Main Memory Management in Operating SystemMain Memory Management in Operating System
Main Memory Management in Operating System
 

Evaluating the Synchronization of a Chaotic Encryption Scheme Using Different Channel Parameters

  • 1. IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-ISSN: 2278-2834,p- ISSN: 2278-8735.Volume 10, Issue 1, Ver. II (Jan - Feb. 2015), PP 32-35 www.iosrjournals.org DOI: 10.9790/2834-10123235 www.iosrjournals.org 32 | Page Evaluating the Synchronization of a Chaotic Encryption Scheme Using Different Channel Parameters Joan Jani1 , Partizan Malkaj2 1,2 (Department of Engineering Physics, Polytechnic University of Tirana, Albania) Abstract: In this paper we perform a quality control over an chaotic masking encryption scheme. We simulate a nonlinear system based on Chua’s chaotic oscillator. Simulations were carried out using Multisim, which is widely accepted as the circuit simulation software that provides for an interface adequately close to real implementation. In order the circuit to be used in chaotic encryption schemes we have implemented a master slave chaotic synchronization scheme. We investigate the robustness of the simulation with respect to the resistance of the line which connect the two systems. For our results we have figure out that the synchronization could be achieved if the line has a total resistance below 3.5kΩ. Keywords: chaotic circuit, chaotic encryption, nonlinear circuits, Chua’s circuit. I. Introduction In recent year there have been proposed many circuit based on chaotic operation [1], [2], [3]. The Chua’s chaotic circuit it was the first nonlinear circuit to reveal the presence of chaos. Sample circuits with a simplify topology with a transistor operated in reverse active region [4]. In addition the presence of chaos could be seen and in a differential amplifier topology [5]. The presence of chaos in these circuits has been verified using the nonlinear time series analysis[6]. One of the great achievements of the chaos theory is the application in secure communications.[7]. The goal of the article is to present the performance of a chaotic encryption scheme, simulating the path loss over a chaotic masking system. This is very important in order the chaotic encrypted signal to be decrypted at the receiver. The paper is structured as follow. After a short introduction, a short presentation of Chua’s chaotic circuit follows. We achieve the synchronization of two Chua’s circuit using simulation. The evaluation of the system is performed changing the path loses between the receiver and transmitter. At the end the conclusion of the paper are given II. The Chua’s Circuit In this section we present the Chua’s chaotic oscillator. The circuit is simple circuit which exhibits a variety of bifurcation and chaos. The ability to synchronize remote systems through the use of a common drive signal provides the potential for coherent communication over deferent channels.[8] It consists of simple electronic components resistors, inductor, capacitors and operational amplifiers. The L1 inductor and C2 capacitor build a resonant circuit (fig. 1), whereas their values determine the basic oscillation frequency[9]. The use of mathematical tools is necessary for a more detailed analysis of chaotic circuits. The circuit must be described by a suitable mathematical model – by corresponding differential equations [10]. The equations bellow describes the behavior of the Chua’s circuit: 1 2 1 1 1 2 1 2 2 2 ( ) L L dv v v C h v dt R dv v v C i dt R di L v dt         (1) Where v1 implies the voltage over the capacitor C1, v2 the voltage over the capacitor C2, iL the current through the inductance, C1 and C2 the capacitance of the capacitor C1 and C2 respectively. In addition it is needed to mention that h(v1) is the nonlinear resistor of the circuit. The current versus voltage characteristic of this resistor could be written as: 1 1 1 1 1 ( ) ( )(| | | |) 2 b a bh v G v G G v E v E      (2)
  • 2. Evaluating the synchronization of a chaotic encryption scheme using different channel parameters DOI: 10.9790/2834-10123235 www.iosrjournals.org 33 | Page where aG and bG are the slopes of conductance in the inner and outer regions, which in our case are negative, and E denote the breakpoints [10]. As it easy to be seen, the nonlinear oscillator is coming from a typical RLC oscillator. L1 18mH C1 100nF C2 10nF R1 2kΩ Key=A 10% U1A TL082CD 3 2 4 8 1 U2A TL082CD 3 2 4 8 1 R2 22kΩ 5% R3 22kΩ 5% R4 220Ω 5% R5 220Ω 5% V1 9 V V2 -9 V R6 3.3kΩ 5% R7 2.2kΩ 5%XSC1 A B Ext Trig + + _ _ + _ Figure 1: The schematic of the Chua’s circuit. The realization of the circuit is presented in fig. 1. We have used two TL082CD operational amplifier, for realization the nonlinear resistor which is the key factor for the circuit to behave in a chaotic order. III. The Problem Of Synchronization The synchronization of a master slave chaotic scheme could be achieved connection the capacitor C1 of the master circuit with the capacitor C2 of the slave circuit [11]. The realization of this synchronization technique is presented at fig. 2. In fig. 2 from the right hand side is presented the master circuit (transmitter), the circuit is operating in a chaotic behavior giving a double scrolled attractor as it can be seen in (fig. 3). The receiver which is presented in the left hand side, it is identical with the transmitter ones. L1 18mH C1 100nF C2 10nF R1 2kΩ Key=A 10% U1A TL082CD 3 2 4 8 1 U2A TL082CD 3 2 4 8 1 R2 22kΩ 5% R3 22kΩ 5% R4 220Ω 5% R5 220Ω 5% V1 9 V V2 -9 V R6 3.3kΩ 5% R7 2.2kΩ 5%XSC1 A B Ext Trig + + _ _ + _ L2 18mH C3 100nF C4 10nF R8 2kΩ Key=A 10% U3A TL082CD 3 2 4 8 1 U4A TL082CD 3 2 4 8 1 R9 22kΩ 5% R10 22kΩ 5% R11 220Ω 5% R12 220Ω 5% V3 9 V V4 -9 V R13 3.3kΩ 5% R14 2.2kΩ 5% XSC2 A B Ext Trig + + _ _ + _ XSC3 A B Ext Trig + + _ _ + _ Figure 2. The synchronization of two couple chaotic oschilators. There we have a pair of the Chua’s circuit presented in fig. 1. We have connected the capacitors with a resistance free line. As it is expected form theory and verified from the simulation (fig. 3) we can achieve a perfect synchronization. Here the v2(t) at the transmitter is identical with v2*(t) at the receiver. As a result in the scope we see a y=x line. In fig. 3 the attractor presented in the right figure is presenting the double scroll attractor of the receiver.
  • 3. Evaluating the synchronization of a chaotic encryption scheme using different channel parameters DOI: 10.9790/2834-10123235 www.iosrjournals.org 34 | Page Increasing the resistance of the line at 3.5KΩ we can see a partial synchronization. According to our simulation at the begging we can notice a partial synchronization. This could be explained from the difference between the transmitted signal and the received one. After a couple of second we receive a perfect synchronization which could last for a long time. In fig. 4 at the right hand side is presented the v2(t) at the transmitter versus the v2*(t) at the receiver and at the left hide side is presented the chaotic attractor. Comparing the chaotic attractors generated at this deferent condition we do not notice any deference in the characteristics of the chaotic attractor. In figures bellow the results from the simulation are presented. We have changed the resistance from zero ohm to 3.5kΩ, and finally to 10kΩ. Figure 3. There is no resistance which between the connecting line of master and slave (transmitter - receiver). Form the left is the attractor and from the right the scope in XY mode were in X represent the voltage of C1 and C2 the voltage over C2. Figure 4. The resistance which connect the master-slave oscillator is R=3.5 kΩ. As it can been seen there is synchronization. IV. Conclusion In this paper we have presented an implementation of synchronization of Chua’s chaotic circuit. The motivation for synchronization of a chaotic circuit is from the fact that this circuit could be used for encryption. Chaotic circuits and their digital models, respectively, can be included in any sort of cryptosystems [12]. We have used the Multisim, an electronic circuit simulation software, well known for its close to real results. After simulating a master – slave coupled chaotic transition scheme we figured out that increasing the resistance of the synchronization line more than 3.5kΩ we are not able to have a synchronized system. This could reduce the distance between the transmitter and receiver, since the larger the distance the bigger the resistance. In the design of a chaotic encryption scheme this problem could be solved with the use of amplifications through the line.
  • 4. Evaluating the synchronization of a chaotic encryption scheme using different channel parameters DOI: 10.9790/2834-10123235 www.iosrjournals.org 35 | Page Figure 5. The resistance which connect the master-slave oscillator is R=10kΩ. As it can been seen there is no synchronization. Acknowledgements I gratefully acknowledge the support and generosity of Polytechnic University of Tirana and especially the rector of UPT Jorgaq Kacani for their support and contribution all, without which the present study could not have been completed. References [1]. L. Chua, The genesis of Chua’s circuit, vol. 46. 1992, pp. 250–257. [2]. M. P. Hanias, Z. Avgerinos, and G. S. Tombras, “Period doubling, Feigenbaum constant and time series prediction in an experimental chaotic RLD circuit,” Chaos, Solitons & Fractals, vol. 40, no. 3, pp. 1050–1059, May 2009. [3]. M. P. Hanias and G. S. Tombras, “Time series analysis in a single transistor chaotic circuit,” Chaos, Solitons & Fractals, vol. 40, no. 1, pp. 246–256, Apr. 2009. [4]. M. P. Hanias, I. L. Giannis, and G. S. Tombras, “Chaotic operation by a single transistor circuit in the reverse active region.,” Chaos, vol. 20, no. 1, p. 013105, Mar. 2010. [5]. J. Jani and P. Malkaj, “Simulation and implementation fo the Chua’s chaotic oscilator,” in Conference International Conference Research and Education In Natural Sciences, 2013, pp. 164–168. [6]. R. Hegger, H. Kantz, and T. Schreiber, “Practical implementation of nonlinear time series methods: The TISEAN package.,” Chaos, vol. 9, no. 2, pp. 413–435, Jun. 1999. [7]. B. Aimone and S. Larson, “Chaotic Circuits and Encryption,” Neurophysics Lab, 2006. [8]. T. Matsumoto, L. Chua, and S. Tanaka, “Simplest chaotic nonautonomous circuit,” Phys. Rev. A, 1984. [9]. M. Kennedy, “Three steps to chaos. II. A Chua’s circuit primer,” Circuits Syst. I Fundam. Theory …, vol. 40, no. 9211603, 1993. [10]. M. Kennedy, “Three steps to chaos. I. Evolution,” Circuits Syst. I Fundam. Theory …, 1993. [11]. L. Pecora and T. Carroll, “Synchronization in chaotic systems,” Phys. Rev. Lett., vol. 64, pp. 821–824, 1990. [12]. L. Kocarev and S. Lian, Eds., Chaos-Based Cryptography, vol. 354. Berlin, Heidelberg: Springer Berlin Heidelberg, 2011.