SlideShare une entreprise Scribd logo
1  sur  4
Basic Computer Orgsnization and Design 1 Lecture 16
CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT
Overview
Instruction Codes
 Computer Registers
 Computer Instructions
 Timing and Control
 Instruction Cycle
 Memory Reference Instructions
 Input-Output and Interrupt
 Complete Computer Description
Basic Computer Orgsnization and Design 2 Lecture 16
CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT
Flow Chart (Instruction Cycle)
= 0 (direct)
Start
SC <-- 0
AR <-- PC
T0
IR <-- M[AR], PC <-- PC + 1
T1
AR <-- IR(0-11), I <-- IR(15)
Decode Opcode in IR(12-14),
T2
D7
= 0 (Memory-reference)(Register or I/O) = 1
II
Execute
register-reference
instruction
SC <-- 0
Execute
input-output
instruction
SC <-- 0
M[AR]<--AR Nothing
= 0 (register)(I/O) = 1 (indirect) = 1
T3 T3 T3 T3
Execute
memory-reference
instruction
SC <-- 0
T4
Basic Computer Orgsnization and Design 3 Lecture 16
CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT
Determining Type of Instruction
D'7IT3: AR M[AR]
D'7I'T3:Nothing
D7I'T3: Execute a register-reference instr.
D7IT3: Execute an input-output instr.
Basic Computer Orgsnization and Design 4 Lecture 16
CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT
Register Reference Instruction
r = D7 IT3 => Register Reference Instruction
Bi = IR(i) , i=0,1,2,...,11
- D7 = 1, I = 0
- Register Ref. Instr. is specified in b0 ~ b11 of IR
- Execution starts with timing signal T3
Register Reference Instructions are identified when
r: SC  0
CLA rB11: AC  0
CLE rB10: E  0
CMA rB9: AC  AC’
CME rB8: E  E’
CIR rB7: AC  shr AC, AC(15)  E, E  AC(0)
CIL rB6: AC  shl AC, AC(0)  E, E  AC(15)
INC rB5: AC  AC + 1
SPA rB4: if (AC(15) = 0) then (PC  PC+1)
SNA rB3: if (AC(15) = 1) then (PC  PC+1)
SZA rB2: if (AC = 0) then (PC  PC+1)
SZE rB1: if (E = 0) then (PC  PC+1)
HLT rB0: S  0 (S is a start-stop flip-flop)

Contenu connexe

Tendances

COMPUTER INSTRUCTIONS & TIMING & CONTROL.
COMPUTER INSTRUCTIONS & TIMING & CONTROL.COMPUTER INSTRUCTIONS & TIMING & CONTROL.
COMPUTER INSTRUCTIONS & TIMING & CONTROL.ATUL KUMAR YADAV
 
Timing and control
Timing and controlTiming and control
Timing and controlchauhankapil
 
Computer organization &amp; architecture chapter-1
Computer organization &amp; architecture chapter-1Computer organization &amp; architecture chapter-1
Computer organization &amp; architecture chapter-1Shah Rukh Rayaz
 
Instruction codes and computer registers
Instruction codes and computer registersInstruction codes and computer registers
Instruction codes and computer registersSanjeev Patel
 
Timing and-control-unit
Timing and-control-unitTiming and-control-unit
Timing and-control-unitAnuj Modi
 
basic computer programming and micro programmed control
basic computer programming and micro programmed controlbasic computer programming and micro programmed control
basic computer programming and micro programmed controlRai University
 
Computer Architecture – An Introduction
Computer Architecture – An IntroductionComputer Architecture – An Introduction
Computer Architecture – An IntroductionDilum Bandara
 
Basic Computer Organization and Design
Basic Computer Organization and DesignBasic Computer Organization and Design
Basic Computer Organization and Designmekind
 
Timing and control unit
Timing and control unitTiming and control unit
Timing and control unitDestro Destro
 
Memory reference instruction
Memory reference instructionMemory reference instruction
Memory reference instructionSanjeev Patel
 

Tendances (20)

COMPUTER INSTRUCTIONS & TIMING & CONTROL.
COMPUTER INSTRUCTIONS & TIMING & CONTROL.COMPUTER INSTRUCTIONS & TIMING & CONTROL.
COMPUTER INSTRUCTIONS & TIMING & CONTROL.
 
Parallel processing and pipelining
Parallel processing and pipeliningParallel processing and pipelining
Parallel processing and pipelining
 
Timing and control
Timing and controlTiming and control
Timing and control
 
Instruction cycle
Instruction cycleInstruction cycle
Instruction cycle
 
Computer organization &amp; architecture chapter-1
Computer organization &amp; architecture chapter-1Computer organization &amp; architecture chapter-1
Computer organization &amp; architecture chapter-1
 
design of accumlator
design of accumlatordesign of accumlator
design of accumlator
 
Instruction cycle
Instruction cycleInstruction cycle
Instruction cycle
 
Instruction codes and computer registers
Instruction codes and computer registersInstruction codes and computer registers
Instruction codes and computer registers
 
INSTRUCTION CYCLE
INSTRUCTION CYCLEINSTRUCTION CYCLE
INSTRUCTION CYCLE
 
Timing and-control-unit
Timing and-control-unitTiming and-control-unit
Timing and-control-unit
 
Lecture 38
Lecture 38Lecture 38
Lecture 38
 
Lect11 organization
Lect11 organizationLect11 organization
Lect11 organization
 
instruction codes
instruction codesinstruction codes
instruction codes
 
Instruction cycle
Instruction cycleInstruction cycle
Instruction cycle
 
basic computer programming and micro programmed control
basic computer programming and micro programmed controlbasic computer programming and micro programmed control
basic computer programming and micro programmed control
 
Micro program example
Micro program exampleMicro program example
Micro program example
 
Computer Architecture – An Introduction
Computer Architecture – An IntroductionComputer Architecture – An Introduction
Computer Architecture – An Introduction
 
Basic Computer Organization and Design
Basic Computer Organization and DesignBasic Computer Organization and Design
Basic Computer Organization and Design
 
Timing and control unit
Timing and control unitTiming and control unit
Timing and control unit
 
Memory reference instruction
Memory reference instructionMemory reference instruction
Memory reference instruction
 

En vedette (8)

Binary tree
Binary treeBinary tree
Binary tree
 
3D X Point Innovation by Intel Corporation inc
3D X Point Innovation by Intel Corporation inc3D X Point Innovation by Intel Corporation inc
3D X Point Innovation by Intel Corporation inc
 
Lecture 11
Lecture 11Lecture 11
Lecture 11
 
Computer arithmetic
Computer arithmeticComputer arithmetic
Computer arithmetic
 
Intel Core i7 Processors
Intel Core i7 ProcessorsIntel Core i7 Processors
Intel Core i7 Processors
 
Lecture 47
Lecture 47Lecture 47
Lecture 47
 
Computer arithmetic
Computer arithmeticComputer arithmetic
Computer arithmetic
 
Arrays
ArraysArrays
Arrays
 

Similaire à Lecture 16 (20)

Memory Reference instruction
Memory Reference instructionMemory Reference instruction
Memory Reference instruction
 
Basic computer organization design
Basic computer organization designBasic computer organization design
Basic computer organization design
 
Computer instruction
Computer instructionComputer instruction
Computer instruction
 
Basic computer organisation design
Basic computer organisation designBasic computer organisation design
Basic computer organisation design
 
CAAL_CCSU_U1.pdf
CAAL_CCSU_U1.pdfCAAL_CCSU_U1.pdf
CAAL_CCSU_U1.pdf
 
Lecture7
Lecture7Lecture7
Lecture7
 
Basic Computer Organization and Design
Basic  Computer  Organization  and  DesignBasic  Computer  Organization  and  Design
Basic Computer Organization and Design
 
Computer Organization
Computer OrganizationComputer Organization
Computer Organization
 
input
inputinput
input
 
Instruction set of 8051.ppt
Instruction set of 8051.pptInstruction set of 8051.ppt
Instruction set of 8051.ppt
 
OptimizingARM
OptimizingARMOptimizingARM
OptimizingARM
 
Ch5_MorrisMano.pptx
Ch5_MorrisMano.pptxCh5_MorrisMano.pptx
Ch5_MorrisMano.pptx
 
Csa ic
Csa icCsa ic
Csa ic
 
Microcontrollers ii
Microcontrollers iiMicrocontrollers ii
Microcontrollers ii
 
Microcontroller part 2
Microcontroller part 2Microcontroller part 2
Microcontroller part 2
 
MicrocontrollersII.ppt
MicrocontrollersII.pptMicrocontrollersII.ppt
MicrocontrollersII.ppt
 
introduction to Microcontrollers 8051.ppt
introduction to Microcontrollers 8051.pptintroduction to Microcontrollers 8051.ppt
introduction to Microcontrollers 8051.ppt
 
Computron príručka
Computron príručkaComputron príručka
Computron príručka
 
Unit_2 (4).pptx
Unit_2 (4).pptxUnit_2 (4).pptx
Unit_2 (4).pptx
 
Cpu unit
Cpu unitCpu unit
Cpu unit
 

Plus de RahulRathi94 (20)

Lecture 46
Lecture 46Lecture 46
Lecture 46
 
Lecture 44
Lecture 44Lecture 44
Lecture 44
 
Lecture 43
Lecture 43Lecture 43
Lecture 43
 
Lecture 42
Lecture 42Lecture 42
Lecture 42
 
Lecture 41
Lecture 41Lecture 41
Lecture 41
 
Lecture 40
Lecture 40Lecture 40
Lecture 40
 
Lecture 39
Lecture 39Lecture 39
Lecture 39
 
Lecture 37
Lecture 37Lecture 37
Lecture 37
 
Lecture 36
Lecture 36Lecture 36
Lecture 36
 
Lecture 35
Lecture 35Lecture 35
Lecture 35
 
Lecture 34
Lecture 34Lecture 34
Lecture 34
 
Lecture 28
Lecture 28Lecture 28
Lecture 28
 
Lecture 27
Lecture 27Lecture 27
Lecture 27
 
Lecture 26
Lecture 26Lecture 26
Lecture 26
 
Lecture 25
Lecture 25Lecture 25
Lecture 25
 
Lecture 24
Lecture 24Lecture 24
Lecture 24
 
Lecture 23
Lecture 23Lecture 23
Lecture 23
 
Lecture 22
Lecture 22Lecture 22
Lecture 22
 
Lecture 21
Lecture 21Lecture 21
Lecture 21
 
Lecture 20
Lecture 20Lecture 20
Lecture 20
 

Lecture 16

  • 1. Basic Computer Orgsnization and Design 1 Lecture 16 CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT Overview Instruction Codes  Computer Registers  Computer Instructions  Timing and Control  Instruction Cycle  Memory Reference Instructions  Input-Output and Interrupt  Complete Computer Description
  • 2. Basic Computer Orgsnization and Design 2 Lecture 16 CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT Flow Chart (Instruction Cycle) = 0 (direct) Start SC <-- 0 AR <-- PC T0 IR <-- M[AR], PC <-- PC + 1 T1 AR <-- IR(0-11), I <-- IR(15) Decode Opcode in IR(12-14), T2 D7 = 0 (Memory-reference)(Register or I/O) = 1 II Execute register-reference instruction SC <-- 0 Execute input-output instruction SC <-- 0 M[AR]<--AR Nothing = 0 (register)(I/O) = 1 (indirect) = 1 T3 T3 T3 T3 Execute memory-reference instruction SC <-- 0 T4
  • 3. Basic Computer Orgsnization and Design 3 Lecture 16 CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT Determining Type of Instruction D'7IT3: AR M[AR] D'7I'T3:Nothing D7I'T3: Execute a register-reference instr. D7IT3: Execute an input-output instr.
  • 4. Basic Computer Orgsnization and Design 4 Lecture 16 CSE 211, Computer Organization and Architecture Harjeet Kaur, CSE/IT Register Reference Instruction r = D7 IT3 => Register Reference Instruction Bi = IR(i) , i=0,1,2,...,11 - D7 = 1, I = 0 - Register Ref. Instr. is specified in b0 ~ b11 of IR - Execution starts with timing signal T3 Register Reference Instructions are identified when r: SC  0 CLA rB11: AC  0 CLE rB10: E  0 CMA rB9: AC  AC’ CME rB8: E  E’ CIR rB7: AC  shr AC, AC(15)  E, E  AC(0) CIL rB6: AC  shl AC, AC(0)  E, E  AC(15) INC rB5: AC  AC + 1 SPA rB4: if (AC(15) = 0) then (PC  PC+1) SNA rB3: if (AC(15) = 1) then (PC  PC+1) SZA rB2: if (AC = 0) then (PC  PC+1) SZE rB1: if (E = 0) then (PC  PC+1) HLT rB0: S  0 (S is a start-stop flip-flop)