SlideShare une entreprise Scribd logo
1  sur  1
Télécharger pour lire hors ligne
JNTUW
ORLD
Code No: D3810, D0609, D7010, D4508, D5705
JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD
M.Tech II - Semester Examinations, March/April 2011
DIGITAL SIGNAL PROCESSORS AND ARCHITECTURES
(COMMON TO DIGITAL ELECTRONICS & COMMUNICATION SYSTEMS,
DIGITAL SYSTEMS & COMPUTER ELECTRONICS, ELECTRONICS &
COMMUNICATION, SYSTEMS & SIGNAL PROCESSING,VLSI SYSTEM DESIGN)
Time: 3hours Max. Marks: 60
Answer any five questions
All questions carry equal marks
- - -
1 a) Write a user defined MATLAB function for computing the FFT of a given sequence
without using the built-in function.
b) The signal x(n) = {0 2 4 6 8 } in interpolated using the interpolation filter sequence
bk = { 0.5 1 0.5 } and the interpolation fact is 2. Determine the interpolated sequence y(m).
[12]
2) a) What are ADC and DAC conversion errors in DSP Implementation. Explain briefly about
them.
b) What is a compensating Filter? Explain in detail the use of compensating Filter. [12]
3) a) Explain about the address generation unit and Memory organization of a DSP Processor.
b) Explain in detail the features for external interfacing of DSP processors. [12]
4) a) Describe the Pipeline operation and pipeline latency cycles of a DSP Processor.
b) Explain about the circular addressing mode with an example illustration. [12]
5) a) Before the execution of the MAC *AR5+, A instruction the contents of the register are as
follows
Give the contents of the registers after the execution of the above instruction
b) Explain about bit reversed index generation in detail. [12]
6) a) What is Q-notation. Why is it used in DSP processors? Explain.
b) Explain about the various on chip peripherals provided on the TMS320C54XX Processor.
[12]
7) a) Draw the multichannel buffered serial port (MCBSP) block diagram and explain each
signal.
b) Briefly explain about DMA
8) Write short Note on any Two
i) FFT Butterfly computation ii) Signal Spectrum
iii) Branching effects and Interlocking [12]
*****
R09
www.jntuworld.com
www.jntuworld.com

Contenu connexe

En vedette

Digital Signal Processor ( DSP ) [French]
Digital Signal Processor ( DSP )  [French]Digital Signal Processor ( DSP )  [French]
Digital Signal Processor ( DSP ) [French]Assia Mounir
 
PFE Réalisation d’un onduleur monophasé autonome commandé par PIC 16F877
PFE Réalisation d’un onduleur monophasé autonome commandé par PIC 16F877PFE Réalisation d’un onduleur monophasé autonome commandé par PIC 16F877
PFE Réalisation d’un onduleur monophasé autonome commandé par PIC 16F877RAMZI EL IDRISSI
 
Rapport du mini projet
Rapport du mini projetRapport du mini projet
Rapport du mini projetmontecristeau
 
DSP architecture
DSP architectureDSP architecture
DSP architecturejstripinis
 

En vedette (7)

Onduleurs
OnduleursOnduleurs
Onduleurs
 
Onduleur solaire
Onduleur solaireOnduleur solaire
Onduleur solaire
 
Digital Signal Processor ( DSP ) [French]
Digital Signal Processor ( DSP )  [French]Digital Signal Processor ( DSP )  [French]
Digital Signal Processor ( DSP ) [French]
 
PFE Réalisation d’un onduleur monophasé autonome commandé par PIC 16F877
PFE Réalisation d’un onduleur monophasé autonome commandé par PIC 16F877PFE Réalisation d’un onduleur monophasé autonome commandé par PIC 16F877
PFE Réalisation d’un onduleur monophasé autonome commandé par PIC 16F877
 
Rapport du mini projet
Rapport du mini projetRapport du mini projet
Rapport du mini projet
 
Mini projet
Mini projetMini projet
Mini projet
 
DSP architecture
DSP architectureDSP architecture
DSP architecture
 

Plus de అనిల్ జూలూరి

Plus de అనిల్ జూలూరి (19)

R09 radar signal processing
R09 radar signal processingR09 radar signal processing
R09 radar signal processing
 
R09 quality engineering in manufacturing
R09 quality engineering in manufacturingR09 quality engineering in manufacturing
R09 quality engineering in manufacturing
 
R09 power quality
R09 power qualityR09 power quality
R09 power quality
 
R09 optimal control theory
R09 optimal control theoryR09 optimal control theory
R09 optimal control theory
 
R09 optical networks
R09 optical networksR09 optical networks
R09 optical networks
 
R09 operations research
R09 operations  researchR09 operations  research
R09 operations research
 
R09 low power vlsi design
R09 low power vlsi designR09 low power vlsi design
R09 low power vlsi design
 
R09 instrumentation
R09 instrumentationR09 instrumentation
R09 instrumentation
 
R09 information security – ii
R09 information security – iiR09 information security – ii
R09 information security – ii
 
R09 information retrieval systems
R09 information retrieval systemsR09 information retrieval systems
R09 information retrieval systems
 
R09 genetic engineering
R09 genetic engineeringR09 genetic engineering
R09 genetic engineering
 
R09 flexible ac transmission systems
R09 flexible ac transmission systemsR09 flexible ac transmission systems
R09 flexible ac transmission systems
 
R09 dynamics of electric machines
R09 dynamics of electric machinesR09 dynamics of electric machines
R09 dynamics of electric machines
 
R09 downstream processing
R09 downstream processingR09 downstream processing
R09 downstream processing
 
R09 distributed computing
R09 distributed computingR09 distributed computing
R09 distributed computing
 
R09 design of fault tolerant systems
R09 design of fault tolerant systemsR09 design of fault tolerant systems
R09 design of fault tolerant systems
 
R09 advanced power system protection
R09 advanced power system protectionR09 advanced power system protection
R09 advanced power system protection
 
R09 adaptive control theory
R09 adaptive control theoryR09 adaptive control theory
R09 adaptive control theory
 
Nr r09-power quality
Nr r09-power qualityNr r09-power quality
Nr r09-power quality
 

R09 digital signal processors and architectures (2)

  • 1. JNTUW ORLD Code No: D3810, D0609, D7010, D4508, D5705 JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD M.Tech II - Semester Examinations, March/April 2011 DIGITAL SIGNAL PROCESSORS AND ARCHITECTURES (COMMON TO DIGITAL ELECTRONICS & COMMUNICATION SYSTEMS, DIGITAL SYSTEMS & COMPUTER ELECTRONICS, ELECTRONICS & COMMUNICATION, SYSTEMS & SIGNAL PROCESSING,VLSI SYSTEM DESIGN) Time: 3hours Max. Marks: 60 Answer any five questions All questions carry equal marks - - - 1 a) Write a user defined MATLAB function for computing the FFT of a given sequence without using the built-in function. b) The signal x(n) = {0 2 4 6 8 } in interpolated using the interpolation filter sequence bk = { 0.5 1 0.5 } and the interpolation fact is 2. Determine the interpolated sequence y(m). [12] 2) a) What are ADC and DAC conversion errors in DSP Implementation. Explain briefly about them. b) What is a compensating Filter? Explain in detail the use of compensating Filter. [12] 3) a) Explain about the address generation unit and Memory organization of a DSP Processor. b) Explain in detail the features for external interfacing of DSP processors. [12] 4) a) Describe the Pipeline operation and pipeline latency cycles of a DSP Processor. b) Explain about the circular addressing mode with an example illustration. [12] 5) a) Before the execution of the MAC *AR5+, A instruction the contents of the register are as follows Give the contents of the registers after the execution of the above instruction b) Explain about bit reversed index generation in detail. [12] 6) a) What is Q-notation. Why is it used in DSP processors? Explain. b) Explain about the various on chip peripherals provided on the TMS320C54XX Processor. [12] 7) a) Draw the multichannel buffered serial port (MCBSP) block diagram and explain each signal. b) Briefly explain about DMA 8) Write short Note on any Two i) FFT Butterfly computation ii) Signal Spectrum iii) Branching effects and Interlocking [12] ***** R09 www.jntuworld.com www.jntuworld.com