SlideShare a Scribd company logo
1 of 51
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Digital Electronics and Logic Design
Logic Gates
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Logic Gates
• A logic gate is an electronic circuit/device which makes the logical
decisions. To arrive at this decisions, the most common logic gates used
are OR, AND, NOT, NAND, and NOR gates. The NAND and NOR gates are
called universal gates. The exclusive-OR gate is another logic gate which
can be constructed using AND, OR and NOT gate.
• Logic gates have one or more inputs and only one output. The output is
active only for certain input combinations. Logic gates are the building
blocks of any digital circuit. Logic gates are also called switches.
2
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
3
Basic logic gates
• Not
• And
• Or
• Nand
• Nor
• Xor
x
x
x
y
xy x
y
xyz
z
x yx
y
x
y
x+y+z
z
x
y
xy
x yx
y
x yx
y
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Digital Electronics and Logic Design
Logic Gates
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
AND Function
Output Y is TRUE if inputs A AND B are TRUE,
else it is FALSE.
Logic Symbol
Text Description
Truth Table
Boolean Expression
AND
A
B
Y
INPUTS OUTPUT
A B Y
0 0 0
0 1 0
1 0 0
1 1 1
AND Gate Truth Table
Y = A x B = A • B = AB
AND Symbol
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
OR Function
Output Y is TRUE if input A OR B is TRUE, else it
is FALSE.
Logic Symbol
Text Description
Truth Table
Boolean Expression Y = A + B
OR Symbol
A
B
YOR
INPUTS OUTPUT
A B Y
0 0 0
0 1 1
1 0 1
1 1 1
OR Gate Truth Table
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
NOT Function (inverter)Output Y is TRUE if input A is FALSE, else it is
FALSE. Y is the inverse of A.
Logic Symbol
Text Description
Truth Table
Boolean Expression
INPUT O UTPUT
A Y
0 1
1 0
NOT Gate Truth Table
A YNOT
NOT
Bar
Y = A
Y = A’
Alternative Notation
Y = !A
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
NAND FunctionOutput Y is FALSE if inputs A AND B are TRUE,
else it is TRUE.
Logic Symbol
Text Description
Truth Table
Boolean Expression
A
B
YNAND
A bubble is an inverter
This is an AND Gate with an inverted output
Y = A x B = AB
INPUTS OUTPUT
A B Y
0 0 1
0 1 1
1 0 1
1 1 0
NAND Gate Truth Table
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
NOR FunctionOutput Y is FALSE if input A OR B is TRUE, else it
is TRUE.
Logic Symbol
Text Description
Truth Table
Boolean Expression Y = A + B
A
B
YNOR
A bubble is an inverter.
This is an OR Gate with its output inverted.
INPUTS OUTPUT
A B Y
0 0 1
0 1 0
1 0 0
1 1 0
NOR Gate Truth Table
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
10
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Circuit-to-Truth Table Example
OR
A
Y
NOT
AND
B
C
AND
2# of Inputs = # of Combinations
2 3 = 8
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
A B C Y
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Circuit-to-Truth Table Example
OR
A
Y
NOT
AND
B
C
AND
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
A B C Y
0
0
0
0
1
0
0
0
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Circuit-to-Truth Table Example
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
A B C Y
0
OR
A
Y
NOT
AND
B
C
AND
0
0
1
0
1
1
1
1
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Circuit-to-Truth Table Example
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
A B C Y
0
1
0
OR
A
Y
NOT
AND
B
C
AND
0
1
0
0
1
0
0
0
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Circuit-to-Truth Table Example
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
A B C Y
0
1
0
0
OR
A
Y
NOT
AND
B
C
AND
0
1
1
0
1
1
1
1
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Circuit-to-Truth Table Example
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
A B C Y
0
1
0
1
0
OR
A
Y
NOT
AND
B
C
AND
1
0
0
0
0
0
0
0
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Circuit-to-Truth Table Example
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
A B C Y
0
1
0
1
0
0
OR
A
Y
NOT
AND
B
C
AND
1
0
1
0
0
0
0
0
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Circuit-to-Truth Table Example
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
A B C Y
0
1
0
1
0
0
0
OR
A
Y
NOT
AND
B
C
AND
1
1
0
1
0
0
1
1
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Circuit-to-Truth Table Example
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
A B C Y
0
1
0
1
0
0
1
0
OR
A
Y
NOT
AND
B
C
AND
1
1
1
1
0
0
1
1
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
NAND Gate – Special Application
INPUTS OUTPUT
A B Y
0 0 1
0 1 1
1 0 1
1 1 0
A
B
YNAND
TNANDS
S T
00
1
0 1
1 0
Equivalent To An Inverter Gate
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
NOR Gate - Special Application
S T
00
1
0 1
1 0
Equivalent To An Inverter Gate
TS NOR
A
B
YNOR
INPUTS OUTPUT
A B Y
0 0 1
0 1 0
1 0 0
1 1 0
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Boolean logic
22
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Chapter 3: Digital Logic 23
Chapter 3 Objectives
• Understand the relationship between Boolean logic and
digital computer circuits.
• Learn how to design simple logic circuits.
• Understand how digital circuits work together to form
complex computer systems.
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Chapter 3: Digital Logic 24
3.2 Boolean Algebra
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Boolean Functions to Logic Circuits
• Any Boolean expression can be converted to a logic
circuit made up of AND, OR and NOT gates.
step 1: add parentheses to expression to fully
define order of operations - A+(B C ))
step 2: create gate for “last” operation in expression
gate’s output is value of expression
gate’s inputs are expressions combined by operation
A
A+B C
(B C ))
step 3: repeat for sub-expressions and continue until done
 Number of simple gates needed to implement expression equals number of operations in
expression.
– so, simpler equivalent expression yields less expensive circuit
– Boolean algebra provides rules for simplifying expressions
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Basic Identities of Boolean Algebra
1. X 0 X
3.X 1 1
5.X X X
7.X X ’ 1
9.(X ’)’ X
10.X Y Y X
12.X Y Z) (X Y) Z
14.X Y Z) X Y X Z
16. X Y) X Y
2. X 1 X
4. X 0 0
6. X X X
8. X X ’ 0
11. X Y Y X
13. X Y Z ) (X Y ) Z
15. X Y Z ) X Y ) X Z )
17. X Y)’ = X Y
commutative
associative
distributive
DeMorgan’s
 Identities define intrinsic properties of Boolean algebr
 Useful in simplifying Boolean expressions
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Verifying Identities Using Truth Tables
• Can verify any logical equation with small number
of variables using truth tables.
• Break large expressions into parts, as needed.
X Y Z ) X Y ) X Z )
Y Z
0
0
0
1
0
0
0
1
XYZ
000
001
010
011
100
101
110
111
X Y Z )
0
0
0
1
1
1
1
1
X Y
0
0
1
1
1
1
1
1
X Z
0
1
0
1
1
1
1
1
X Y ) X Z )
0
0
0
1
1
1
1
1
X Y ) X Y
XY
00
01
10
11
X Y
1
0
0
0
X Y )
1
0
0
0
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
DeMorgan’s Law
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
DeMorgan’s Laws for n Variables
• We can extend DeMorgan’s laws to 3 variables by
applying the laws for two variables.
(X Y Z) X Y Z)) - by associative law
X Y Z) - by DeMorgan’s law
X Y Z ) - by DeMorgan’s law
X Y Z - by associative law
(X Y Z) X Y Z)) - by associative law
X Y Z) - by DeMorgan’s law
X Y Z ) - by DeMorgan’s law
X Y Z - by associative law
• Generalization to n variables.
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Simplification of Boolean Expressions
F=X YZ +X YZ +XZ
Y
Z
X
Y
Z
X
Y
Z
X
F=X Y(Z +Z )+XZ
by identity 14
F=X Y 1+XZ
=X Y +XZ by identity 2
by identity 7
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
The Duality Principle
• The dual of a Boolean expression is obtained by
interchanging all ANDs and ORs, and all 0s and 1s.
– example: the dual of A+(B C )+0 is A (B+C ) 1
• The duality principle states that if E1 and E2 are
Boolean expressions then
E1= E2 dual (E1)=dual(E2)
where dual(E) is the dual of E. For example,
A+(B C )+0 = (B C )+D A (B+C ) 1 = (B +C ) D
Consequently, the pairs of identities (1,2), (3,4),
(5,6), (7,8), (10,11), (12,13), (14,15) and (16,17)
all follow from each other through the duality
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
32
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Sum of Products Form
• Minterm: If a product term (AND) of a function of ‘n’
variables, contain all the variables in complemented form
or uncomplemented form, then it is called a “minterm” or
“standard product”.
Sum of product method:
• The four possible ways to AND two input signals that are in
complemented and
• uncomplemented from. These outputs are called
fundamental products. The following table lists
• each fundamental product next to the input conditions
producing a high input for instance, AB is
• high when A and B are low. AB is high when A is high and so
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Product of Sums Form
• The product of sums is the second standard form for
Boolean expressions.
product-of-sums-expression = s-term s-term ... s-term
s-term = literal literal literal
Example. (X +Y +Z )(X +Z)(X+Y)(X+Y+Z)
• A maxterm is a sum term that contains every variable, in
complemented or uncomplemented form.
Example. in exp. above, X +Y +Z is a maxterm, but X +Z is not
• A product of maxterms expression is a product of sums
expression in which every term is a maxterm
Example. (X +Y +Z )(X +Y+Z)(X+Y+Z )(X+Y+Z) is product of maxterms
expression that is equivalent to expression above
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
take the whole compliment, since POS is a dual to the
SOP form,
In the following we apply de-morgan's laws which
are : (a+b)' = a' b' ; (ab)' = a' + b'
(A’CD + E’F + BCD)'
= (A'CD + E'F)' * (BCD)'
= (A'CD)' * (E'F)' * (BCD)'
= ((A')' + C' + D' ) * ( (E')' + F' ) * (B' + C' + D')
= (A + C' + D' ) * ( E + F') * (B' + C' + D')
which is the product of sums, that is POS form!
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
NAND and NOR Gates(Universal Gates)
• In certain technologies (including CMOS), a NAND
(NOR) gate is simpler & faster than an AND (OR)
gate.
• Consequently circuits are often constructed using
NANDs and NORs directly, instead of ANDs and ORs.
• Alternative gate representations makes this easier.
X
Y (X Y)NAND Gate (X Y)
X
Y
NOR Gate
= =
==
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Exclusive Or and Odd Function
• The odd function on n variables is 1 when an odd
number of its variables are 1.
– odd(X,Y,Z) = XY Z + X YZ + X Y Z + XYZ = X Y Z
– similarly for 4 or more variables
• Parity checking circuits use the odd function to
provide a simple integrity check to verify
correctness of data.
EXOR gate
Alternative Implementation
A
B
 The EXOR function is defined by A B = AB + A B.
A
AB
+A B
B
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Chapter 3: Digital Logic 38
3.3 Logic Gates
• NAND and NOR are known as
universal gates because they are
inexpensive to manufacture and any
Boolean function can be constructed
using only NAND or only NOR gates.
• Gates can have multiple inputs and more
than one output.
A second output can be provided for
the complement of the operation.
We’ll see more of this later.
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Chapter 3: Digital Logic 39
3.4 Digital Components
• Combinations of gates implement Boolean functions.
• The circuit below implements the function:
• This is an example of a combinational logic circuit.
• Combinational logic circuits produce a specified output
(almost) at the instant when input values are applied.
Later we’ll explore circuits where this is not the case.
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Chapter 3: Digital Logic 40
3.5 Combinational Circuits
• As we see, the sum can be
found using the XOR operation
and the carry using the AND
operation.
• Combinational logic circuits
give us many useful devices.
• One of the simplest is the half
adder, which finds the sum of
two bits.
• We can gain some insight as to
the construction of a half adder
by looking at its truth table,
shown at the right.
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Chapter 3: Digital Logic 41
3.5 Combinational
Circuits
• We can change our half adder into
to a full adder by including gates for
processing the carry bit.
• The truth table for a full adder is
shown at the right.
FULL ADDER
HALF ADDER
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Chapter 3: Digital Logic 42
3.5 Combinational Circuits
• Just as we combined half adders to make a full adder,
full adders can connected in series.
• The carry bit “ripples” from one adder to the next;
hence, this configuration is called a ripple-carry adder.
74LS283
This is a 4-bit adder that
you can program as part
of your Project.
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Chapter 3: Digital Logic 43
3.5 Combinational Circuits
• Decoders are another important type of combinational circuit.
• Among other things, they are useful in selecting a memory location based on
a binary value placed on the address lines of a memory bus.
• Address decoders with n inputs can select any of 2n
locations.
• This is what a 2-to-4 decoder looks like on the inside.
If x = 0 and y = 1,
which output line
is enabled?
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Chapter 3: Digital Logic 44
3.6 Sequential Circuits
• Another modification of the SR flip-flop is the D flip-flop, shown below with its
characteristic table.
• The output of the flip-flop remains the same during subsequent clock pulses.
The output changes only when the value of D changes.
• The D flip-flop is the fundamental circuit of
computer memory.
D flip-flops are usually illustrated using the
block diagram shown here.
The previous state doesn’t matter. Totally dependent on
state of D
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Chapter 3: Digital Logic 45
Appendix - 3.2 Boolean Algebra
• Boolean algebra is a mathematical system for the
manipulation of variables that can have one of two values.
– In formal logic, these values are “true” and “false.”
– In digital systems, these values are “on” and “off,” 1 and 0, or
“high” and “low.”
• Boolean expressions are created by performing operations
on Boolean variables.
– Common Boolean operators include AND, OR, and NOT.
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Chapter 3: Digital Logic 46
3.2 Boolean Algebra
• A Boolean operator can be
completely described using a truth
table.
• The truth table for the Boolean
operators AND and OR are shown at
the right.
• The AND operator is also known as a
Boolean product. The OR operator
is the Boolean sum.
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Chapter 3: Digital Logic 47
3.2 Boolean Algebra
• The truth table for the
Boolean NOT operator is
shown at the right.
• The NOT operation is most
often designated by an
overbar. It is sometimes
indicated by a prime mark ( ‘
) or an “elbow” ( ).
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Chapter 3: Digital Logic 48
3.2 Boolean Algebra
• A Boolean function has:
• At least one Boolean variable,
• At least one Boolean operator, and
• At least one input from the set {0,1}.
• It produces an output that is also a member of the
set {0,1}.
Now you know why the binary numbering
system is so handy in digital systems.
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Chapter 3: Digital Logic 49
3.2 Boolean Algebra
• The truth table for the
Boolean function:
is shown at the right.
• To make evaluation of the
Boolean function easier, the
truth table contains extra
(shaded) columns to hold
evaluations of subparts of
the function.
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Chapter 3: Digital Logic 50
3.2 Boolean Algebra
• As with common
arithmetic, Boolean
operations have rules of
precedence.
• The NOT operator has
highest priority, followed
by AND and then OR.
• This is how we chose the
(shaded) function subparts
in our table.
Subject Name Code Credit Hours
Digital Electronics and Logic Design DEL-244 3
Chapter 3: Digital Logic 51
• Computers are implementations of Boolean logic.
• Boolean functions are completely described by truth
tables.
• Logic gates are small circuits that implement Boolean
operators.
• The basic gates are AND, OR, and NOT.
– The XOR gate is very useful in parity checkers and
adders.
• The “universal gates” are NOR, and NAND.
Chapter 3 Conclusion

More Related Content

What's hot

Presentation On Logic Gate
Presentation On Logic Gate Presentation On Logic Gate
Presentation On Logic Gate Nazrul Islam
 
Digital electronics
Digital electronicsDigital electronics
Digital electronicsnanishajieha
 
Logic gates 12th standard ivestigatory project
Logic gates 12th standard ivestigatory projectLogic gates 12th standard ivestigatory project
Logic gates 12th standard ivestigatory projectJaipuriar School
 
Introduction to digital logic
Introduction to digital logicIntroduction to digital logic
Introduction to digital logicKamal Acharya
 
Digital logic gate and its application
Digital logic gate and its applicationDigital logic gate and its application
Digital logic gate and its applicationAbdullah Al Masud
 
Lecture 2.4 logic_gate_&_simple_logic_circuit
Lecture 2.4 logic_gate_&_simple_logic_circuitLecture 2.4 logic_gate_&_simple_logic_circuit
Lecture 2.4 logic_gate_&_simple_logic_circuitKMJ Science Computer
 
7 realization of logic function using logic gates (1)
7 realization of logic function using logic gates (1)7 realization of logic function using logic gates (1)
7 realization of logic function using logic gates (1)Hemant Suthar
 
Digital Logic & Computer Architecture Practical Book by Yasir Ahmed Khan
Digital Logic & Computer Architecture Practical Book by Yasir Ahmed KhanDigital Logic & Computer Architecture Practical Book by Yasir Ahmed Khan
Digital Logic & Computer Architecture Practical Book by Yasir Ahmed KhanYasir Khan
 

What's hot (20)

Logic gate
Logic gateLogic gate
Logic gate
 
Presentation On Logic Gate
Presentation On Logic Gate Presentation On Logic Gate
Presentation On Logic Gate
 
Digital electronics - Basics
Digital electronics - BasicsDigital electronics - Basics
Digital electronics - Basics
 
Digital electronics
Digital electronicsDigital electronics
Digital electronics
 
Logic gates 12th standard ivestigatory project
Logic gates 12th standard ivestigatory projectLogic gates 12th standard ivestigatory project
Logic gates 12th standard ivestigatory project
 
Digital Logic Design
Digital Logic Design Digital Logic Design
Digital Logic Design
 
Logic gates
Logic gatesLogic gates
Logic gates
 
Introduction to digital logic
Introduction to digital logicIntroduction to digital logic
Introduction to digital logic
 
9. logic gates._rr
9. logic gates._rr9. logic gates._rr
9. logic gates._rr
 
Logic Gates
Logic GatesLogic Gates
Logic Gates
 
Digital logic gate and its application
Digital logic gate and its applicationDigital logic gate and its application
Digital logic gate and its application
 
Edc
EdcEdc
Edc
 
Boolean algebra
Boolean algebraBoolean algebra
Boolean algebra
 
Logic gates
Logic gatesLogic gates
Logic gates
 
Lecture 2.4 logic_gate_&_simple_logic_circuit
Lecture 2.4 logic_gate_&_simple_logic_circuitLecture 2.4 logic_gate_&_simple_logic_circuit
Lecture 2.4 logic_gate_&_simple_logic_circuit
 
Basic Logic gates
Basic Logic gatesBasic Logic gates
Basic Logic gates
 
7 realization of logic function using logic gates (1)
7 realization of logic function using logic gates (1)7 realization of logic function using logic gates (1)
7 realization of logic function using logic gates (1)
 
Digital Logic circuit
Digital Logic circuitDigital Logic circuit
Digital Logic circuit
 
Digital Logic & Computer Architecture Practical Book by Yasir Ahmed Khan
Digital Logic & Computer Architecture Practical Book by Yasir Ahmed KhanDigital Logic & Computer Architecture Practical Book by Yasir Ahmed Khan
Digital Logic & Computer Architecture Practical Book by Yasir Ahmed Khan
 
Logic gate
Logic gateLogic gate
Logic gate
 

Viewers also liked

Chap ii.BCD code,Gray code
Chap ii.BCD code,Gray codeChap ii.BCD code,Gray code
Chap ii.BCD code,Gray codeBala Ganesh
 
Flip flop& RAM ROM
Flip flop& RAM ROMFlip flop& RAM ROM
Flip flop& RAM ROMBala Ganesh
 
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.Satya P. Joshi
 
Basic logic gates
Basic logic gatesBasic logic gates
Basic logic gatesKumar
 
Ieee project reversible logic gates by_amit
Ieee project reversible logic gates  by_amitIeee project reversible logic gates  by_amit
Ieee project reversible logic gates by_amitAmith Bhonsle
 
V Communication Error Detection And Correction
V  Communication Error Detection And CorrectionV  Communication Error Detection And Correction
V Communication Error Detection And CorrectionDon Bosco BSIT
 
Error Detection And Correction
Error Detection And CorrectionError Detection And Correction
Error Detection And CorrectionShubham Bammi
 
Error Detection N Correction
Error Detection N CorrectionError Detection N Correction
Error Detection N CorrectionAnkan Adhikari
 
Error Detection and Correction in Data Communication DC18
Error Detection and Correction in Data Communication DC18Error Detection and Correction in Data Communication DC18
Error Detection and Correction in Data Communication DC18koolkampus
 
Read Only Memory
Read Only Memory Read Only Memory
Read Only Memory rohitladdu
 
Error detection and correction
Error detection and correctionError detection and correction
Error detection and correctionMaria Akther
 
Error Detection and Correction - Data link Layer
Error Detection and Correction - Data link LayerError Detection and Correction - Data link Layer
Error Detection and Correction - Data link LayerAbdullaziz Tagawy
 
Logic Gates Presentation
Logic Gates PresentationLogic Gates Presentation
Logic Gates Presentationnad407
 
The logic gate circuit
The logic gate circuitThe logic gate circuit
The logic gate circuitroni Febriandi
 

Viewers also liked (20)

karnaugh maps
karnaugh mapskarnaugh maps
karnaugh maps
 
Chap ii.BCD code,Gray code
Chap ii.BCD code,Gray codeChap ii.BCD code,Gray code
Chap ii.BCD code,Gray code
 
Flip flop& RAM ROM
Flip flop& RAM ROMFlip flop& RAM ROM
Flip flop& RAM ROM
 
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
 
DEL-244Chep i
DEL-244Chep iDEL-244Chep i
DEL-244Chep i
 
Basic logic gates
Basic logic gatesBasic logic gates
Basic logic gates
 
Ieee project reversible logic gates by_amit
Ieee project reversible logic gates  by_amitIeee project reversible logic gates  by_amit
Ieee project reversible logic gates by_amit
 
V Communication Error Detection And Correction
V  Communication Error Detection And CorrectionV  Communication Error Detection And Correction
V Communication Error Detection And Correction
 
Full error detection and correction
Full error detection and correctionFull error detection and correction
Full error detection and correction
 
Error Detection And Correction
Error Detection And CorrectionError Detection And Correction
Error Detection And Correction
 
Error Detection N Correction
Error Detection N CorrectionError Detection N Correction
Error Detection N Correction
 
Error Detection and Correction in Data Communication DC18
Error Detection and Correction in Data Communication DC18Error Detection and Correction in Data Communication DC18
Error Detection and Correction in Data Communication DC18
 
Ch10 2 v1
Ch10 2 v1Ch10 2 v1
Ch10 2 v1
 
3.2.2 World Wide Web (WWW)
3.2.2 World Wide Web (WWW)3.2.2 World Wide Web (WWW)
3.2.2 World Wide Web (WWW)
 
Read Only Memory
Read Only Memory Read Only Memory
Read Only Memory
 
Error detection and correction
Error detection and correctionError detection and correction
Error detection and correction
 
Error Detection and Correction - Data link Layer
Error Detection and Correction - Data link LayerError Detection and Correction - Data link Layer
Error Detection and Correction - Data link Layer
 
Logic Gates Presentation
Logic Gates PresentationLogic Gates Presentation
Logic Gates Presentation
 
Logic Gates
Logic GatesLogic Gates
Logic Gates
 
The logic gate circuit
The logic gate circuitThe logic gate circuit
The logic gate circuit
 

Similar to Chap iii-Logic Gates

Similar to Chap iii-Logic Gates (20)

Chapter 2 ee202 boolean part a
Chapter 2 ee202 boolean part aChapter 2 ee202 boolean part a
Chapter 2 ee202 boolean part a
 
chapter 3 Boolean algebra (2).pptx
chapter 3 Boolean algebra (2).pptxchapter 3 Boolean algebra (2).pptx
chapter 3 Boolean algebra (2).pptx
 
Logic gatesrevised.ppt
Logic gatesrevised.pptLogic gatesrevised.ppt
Logic gatesrevised.ppt
 
Dee2034 chapter 2 boolean algebra part a
Dee2034 chapter 2 boolean algebra part aDee2034 chapter 2 boolean algebra part a
Dee2034 chapter 2 boolean algebra part a
 
Unit 3.1
Unit 3.1Unit 3.1
Unit 3.1
 
Introduction.ppt
Introduction.pptIntroduction.ppt
Introduction.ppt
 
DE notes
DE notesDE notes
DE notes
 
Number_Systems_and_Boolean_Algebra.ppt
Number_Systems_and_Boolean_Algebra.pptNumber_Systems_and_Boolean_Algebra.ppt
Number_Systems_and_Boolean_Algebra.ppt
 
Unit 2a combinational circuits
Unit 2a combinational circuitsUnit 2a combinational circuits
Unit 2a combinational circuits
 
ECAD lab manual
ECAD lab manualECAD lab manual
ECAD lab manual
 
2dig circ
2dig circ2dig circ
2dig circ
 
341-12-4-2001.ppt
341-12-4-2001.ppt341-12-4-2001.ppt
341-12-4-2001.ppt
 
Digital electronics logic design complete notes.pdf
Digital electronics logic design complete notes.pdfDigital electronics logic design complete notes.pdf
Digital electronics logic design complete notes.pdf
 
Dpsd lecture-notes
Dpsd lecture-notesDpsd lecture-notes
Dpsd lecture-notes
 
[01] Exit Exam Preparation 2023 DLD.pptx
[01] Exit Exam Preparation 2023 DLD.pptx[01] Exit Exam Preparation 2023 DLD.pptx
[01] Exit Exam Preparation 2023 DLD.pptx
 
boolean-logic.pptx
boolean-logic.pptxboolean-logic.pptx
boolean-logic.pptx
 
Digital systems logicgates-booleanalgebra
Digital systems logicgates-booleanalgebraDigital systems logicgates-booleanalgebra
Digital systems logicgates-booleanalgebra
 
Bubble pushing.pptx
Bubble pushing.pptxBubble pushing.pptx
Bubble pushing.pptx
 
12.Digital Logic.pdf
12.Digital Logic.pdf12.Digital Logic.pdf
12.Digital Logic.pdf
 
Basic Logic Gates
Basic Logic GatesBasic Logic Gates
Basic Logic Gates
 

More from Bala Ganesh

More from Bala Ganesh (20)

DDL,DML,1stNF
DDL,DML,1stNFDDL,DML,1stNF
DDL,DML,1stNF
 
sfdfds
sfdfdssfdfds
sfdfds
 
Dbms chapter viii
Dbms chapter viiiDbms chapter viii
Dbms chapter viii
 
Dbms chapter vii
Dbms chapter viiDbms chapter vii
Dbms chapter vii
 
Dbms chapter v
Dbms chapter vDbms chapter v
Dbms chapter v
 
Dbms chapter iv
Dbms chapter ivDbms chapter iv
Dbms chapter iv
 
Dbms chapter iii
Dbms chapter iiiDbms chapter iii
Dbms chapter iii
 
Dmbs chapter vi
Dmbs chapter viDmbs chapter vi
Dmbs chapter vi
 
Dbms chapter ii
Dbms chapter iiDbms chapter ii
Dbms chapter ii
 
Dbms chap i
Dbms chap iDbms chap i
Dbms chap i
 
Software engineering Questions and Answers
Software engineering Questions and AnswersSoftware engineering Questions and Answers
Software engineering Questions and Answers
 
Software testing
Software testingSoftware testing
Software testing
 
Design
DesignDesign
Design
 
Comp 107 cep 8
Comp 107 cep 8Comp 107 cep 8
Comp 107 cep 8
 
Comp 107 cep 7
Comp 107 cep 7Comp 107 cep 7
Comp 107 cep 7
 
Cocomo model
Cocomo modelCocomo model
Cocomo model
 
Software Requirements
Software RequirementsSoftware Requirements
Software Requirements
 
Comp107 chep6
Comp107 chep6Comp107 chep6
Comp107 chep6
 
Comp 111chp iv vi
Comp 111chp iv viComp 111chp iv vi
Comp 111chp iv vi
 
Comp 111 cep ii
Comp 111 cep iiComp 111 cep ii
Comp 111 cep ii
 

Recently uploaded

Student Profile Sample - We help schools to connect the data they have, with ...
Student Profile Sample - We help schools to connect the data they have, with ...Student Profile Sample - We help schools to connect the data they have, with ...
Student Profile Sample - We help schools to connect the data they have, with ...Seán Kennedy
 
What is Model Inheritance in Odoo 17 ERP
What is Model Inheritance in Odoo 17 ERPWhat is Model Inheritance in Odoo 17 ERP
What is Model Inheritance in Odoo 17 ERPCeline George
 
Keynote by Prof. Wurzer at Nordex about IP-design
Keynote by Prof. Wurzer at Nordex about IP-designKeynote by Prof. Wurzer at Nordex about IP-design
Keynote by Prof. Wurzer at Nordex about IP-designMIPLM
 
Visit to a blind student's school🧑‍🦯🧑‍🦯(community medicine)
Visit to a blind student's school🧑‍🦯🧑‍🦯(community medicine)Visit to a blind student's school🧑‍🦯🧑‍🦯(community medicine)
Visit to a blind student's school🧑‍🦯🧑‍🦯(community medicine)lakshayb543
 
Grade 9 Quarter 4 Dll Grade 9 Quarter 4 DLL.pdf
Grade 9 Quarter 4 Dll Grade 9 Quarter 4 DLL.pdfGrade 9 Quarter 4 Dll Grade 9 Quarter 4 DLL.pdf
Grade 9 Quarter 4 Dll Grade 9 Quarter 4 DLL.pdfJemuel Francisco
 
ICS2208 Lecture6 Notes for SL spaces.pdf
ICS2208 Lecture6 Notes for SL spaces.pdfICS2208 Lecture6 Notes for SL spaces.pdf
ICS2208 Lecture6 Notes for SL spaces.pdfVanessa Camilleri
 
ECONOMIC CONTEXT - PAPER 1 Q3: NEWSPAPERS.pptx
ECONOMIC CONTEXT - PAPER 1 Q3: NEWSPAPERS.pptxECONOMIC CONTEXT - PAPER 1 Q3: NEWSPAPERS.pptx
ECONOMIC CONTEXT - PAPER 1 Q3: NEWSPAPERS.pptxiammrhaywood
 
Concurrency Control in Database Management system
Concurrency Control in Database Management systemConcurrency Control in Database Management system
Concurrency Control in Database Management systemChristalin Nelson
 
Active Learning Strategies (in short ALS).pdf
Active Learning Strategies (in short ALS).pdfActive Learning Strategies (in short ALS).pdf
Active Learning Strategies (in short ALS).pdfPatidar M
 
Influencing policy (training slides from Fast Track Impact)
Influencing policy (training slides from Fast Track Impact)Influencing policy (training slides from Fast Track Impact)
Influencing policy (training slides from Fast Track Impact)Mark Reed
 
ANG SEKTOR NG agrikultura.pptx QUARTER 4
ANG SEKTOR NG agrikultura.pptx QUARTER 4ANG SEKTOR NG agrikultura.pptx QUARTER 4
ANG SEKTOR NG agrikultura.pptx QUARTER 4MiaBumagat1
 
Transaction Management in Database Management System
Transaction Management in Database Management SystemTransaction Management in Database Management System
Transaction Management in Database Management SystemChristalin Nelson
 
Music 9 - 4th quarter - Vocal Music of the Romantic Period.pptx
Music 9 - 4th quarter - Vocal Music of the Romantic Period.pptxMusic 9 - 4th quarter - Vocal Music of the Romantic Period.pptx
Music 9 - 4th quarter - Vocal Music of the Romantic Period.pptxleah joy valeriano
 
How to Add Barcode on PDF Report in Odoo 17
How to Add Barcode on PDF Report in Odoo 17How to Add Barcode on PDF Report in Odoo 17
How to Add Barcode on PDF Report in Odoo 17Celine George
 
Incoming and Outgoing Shipments in 3 STEPS Using Odoo 17
Incoming and Outgoing Shipments in 3 STEPS Using Odoo 17Incoming and Outgoing Shipments in 3 STEPS Using Odoo 17
Incoming and Outgoing Shipments in 3 STEPS Using Odoo 17Celine George
 
Virtual-Orientation-on-the-Administration-of-NATG12-NATG6-and-ELLNA.pdf
Virtual-Orientation-on-the-Administration-of-NATG12-NATG6-and-ELLNA.pdfVirtual-Orientation-on-the-Administration-of-NATG12-NATG6-and-ELLNA.pdf
Virtual-Orientation-on-the-Administration-of-NATG12-NATG6-and-ELLNA.pdfErwinPantujan2
 
Field Attribute Index Feature in Odoo 17
Field Attribute Index Feature in Odoo 17Field Attribute Index Feature in Odoo 17
Field Attribute Index Feature in Odoo 17Celine George
 
ENGLISH 7_Q4_LESSON 2_ Employing a Variety of Strategies for Effective Interp...
ENGLISH 7_Q4_LESSON 2_ Employing a Variety of Strategies for Effective Interp...ENGLISH 7_Q4_LESSON 2_ Employing a Variety of Strategies for Effective Interp...
ENGLISH 7_Q4_LESSON 2_ Employing a Variety of Strategies for Effective Interp...JhezDiaz1
 
4.16.24 21st Century Movements for Black Lives.pptx
4.16.24 21st Century Movements for Black Lives.pptx4.16.24 21st Century Movements for Black Lives.pptx
4.16.24 21st Century Movements for Black Lives.pptxmary850239
 

Recently uploaded (20)

Student Profile Sample - We help schools to connect the data they have, with ...
Student Profile Sample - We help schools to connect the data they have, with ...Student Profile Sample - We help schools to connect the data they have, with ...
Student Profile Sample - We help schools to connect the data they have, with ...
 
What is Model Inheritance in Odoo 17 ERP
What is Model Inheritance in Odoo 17 ERPWhat is Model Inheritance in Odoo 17 ERP
What is Model Inheritance in Odoo 17 ERP
 
Keynote by Prof. Wurzer at Nordex about IP-design
Keynote by Prof. Wurzer at Nordex about IP-designKeynote by Prof. Wurzer at Nordex about IP-design
Keynote by Prof. Wurzer at Nordex about IP-design
 
Visit to a blind student's school🧑‍🦯🧑‍🦯(community medicine)
Visit to a blind student's school🧑‍🦯🧑‍🦯(community medicine)Visit to a blind student's school🧑‍🦯🧑‍🦯(community medicine)
Visit to a blind student's school🧑‍🦯🧑‍🦯(community medicine)
 
Grade 9 Quarter 4 Dll Grade 9 Quarter 4 DLL.pdf
Grade 9 Quarter 4 Dll Grade 9 Quarter 4 DLL.pdfGrade 9 Quarter 4 Dll Grade 9 Quarter 4 DLL.pdf
Grade 9 Quarter 4 Dll Grade 9 Quarter 4 DLL.pdf
 
ICS2208 Lecture6 Notes for SL spaces.pdf
ICS2208 Lecture6 Notes for SL spaces.pdfICS2208 Lecture6 Notes for SL spaces.pdf
ICS2208 Lecture6 Notes for SL spaces.pdf
 
ECONOMIC CONTEXT - PAPER 1 Q3: NEWSPAPERS.pptx
ECONOMIC CONTEXT - PAPER 1 Q3: NEWSPAPERS.pptxECONOMIC CONTEXT - PAPER 1 Q3: NEWSPAPERS.pptx
ECONOMIC CONTEXT - PAPER 1 Q3: NEWSPAPERS.pptx
 
FINALS_OF_LEFT_ON_C'N_EL_DORADO_2024.pptx
FINALS_OF_LEFT_ON_C'N_EL_DORADO_2024.pptxFINALS_OF_LEFT_ON_C'N_EL_DORADO_2024.pptx
FINALS_OF_LEFT_ON_C'N_EL_DORADO_2024.pptx
 
Concurrency Control in Database Management system
Concurrency Control in Database Management systemConcurrency Control in Database Management system
Concurrency Control in Database Management system
 
Active Learning Strategies (in short ALS).pdf
Active Learning Strategies (in short ALS).pdfActive Learning Strategies (in short ALS).pdf
Active Learning Strategies (in short ALS).pdf
 
Influencing policy (training slides from Fast Track Impact)
Influencing policy (training slides from Fast Track Impact)Influencing policy (training slides from Fast Track Impact)
Influencing policy (training slides from Fast Track Impact)
 
ANG SEKTOR NG agrikultura.pptx QUARTER 4
ANG SEKTOR NG agrikultura.pptx QUARTER 4ANG SEKTOR NG agrikultura.pptx QUARTER 4
ANG SEKTOR NG agrikultura.pptx QUARTER 4
 
Transaction Management in Database Management System
Transaction Management in Database Management SystemTransaction Management in Database Management System
Transaction Management in Database Management System
 
Music 9 - 4th quarter - Vocal Music of the Romantic Period.pptx
Music 9 - 4th quarter - Vocal Music of the Romantic Period.pptxMusic 9 - 4th quarter - Vocal Music of the Romantic Period.pptx
Music 9 - 4th quarter - Vocal Music of the Romantic Period.pptx
 
How to Add Barcode on PDF Report in Odoo 17
How to Add Barcode on PDF Report in Odoo 17How to Add Barcode on PDF Report in Odoo 17
How to Add Barcode on PDF Report in Odoo 17
 
Incoming and Outgoing Shipments in 3 STEPS Using Odoo 17
Incoming and Outgoing Shipments in 3 STEPS Using Odoo 17Incoming and Outgoing Shipments in 3 STEPS Using Odoo 17
Incoming and Outgoing Shipments in 3 STEPS Using Odoo 17
 
Virtual-Orientation-on-the-Administration-of-NATG12-NATG6-and-ELLNA.pdf
Virtual-Orientation-on-the-Administration-of-NATG12-NATG6-and-ELLNA.pdfVirtual-Orientation-on-the-Administration-of-NATG12-NATG6-and-ELLNA.pdf
Virtual-Orientation-on-the-Administration-of-NATG12-NATG6-and-ELLNA.pdf
 
Field Attribute Index Feature in Odoo 17
Field Attribute Index Feature in Odoo 17Field Attribute Index Feature in Odoo 17
Field Attribute Index Feature in Odoo 17
 
ENGLISH 7_Q4_LESSON 2_ Employing a Variety of Strategies for Effective Interp...
ENGLISH 7_Q4_LESSON 2_ Employing a Variety of Strategies for Effective Interp...ENGLISH 7_Q4_LESSON 2_ Employing a Variety of Strategies for Effective Interp...
ENGLISH 7_Q4_LESSON 2_ Employing a Variety of Strategies for Effective Interp...
 
4.16.24 21st Century Movements for Black Lives.pptx
4.16.24 21st Century Movements for Black Lives.pptx4.16.24 21st Century Movements for Black Lives.pptx
4.16.24 21st Century Movements for Black Lives.pptx
 

Chap iii-Logic Gates

  • 1. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Digital Electronics and Logic Design Logic Gates
  • 2. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Logic Gates • A logic gate is an electronic circuit/device which makes the logical decisions. To arrive at this decisions, the most common logic gates used are OR, AND, NOT, NAND, and NOR gates. The NAND and NOR gates are called universal gates. The exclusive-OR gate is another logic gate which can be constructed using AND, OR and NOT gate. • Logic gates have one or more inputs and only one output. The output is active only for certain input combinations. Logic gates are the building blocks of any digital circuit. Logic gates are also called switches. 2
  • 3. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 3 Basic logic gates • Not • And • Or • Nand • Nor • Xor x x x y xy x y xyz z x yx y x y x+y+z z x y xy x yx y x yx y
  • 4. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Digital Electronics and Logic Design Logic Gates
  • 5. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 AND Function Output Y is TRUE if inputs A AND B are TRUE, else it is FALSE. Logic Symbol Text Description Truth Table Boolean Expression AND A B Y INPUTS OUTPUT A B Y 0 0 0 0 1 0 1 0 0 1 1 1 AND Gate Truth Table Y = A x B = A • B = AB AND Symbol
  • 6. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 OR Function Output Y is TRUE if input A OR B is TRUE, else it is FALSE. Logic Symbol Text Description Truth Table Boolean Expression Y = A + B OR Symbol A B YOR INPUTS OUTPUT A B Y 0 0 0 0 1 1 1 0 1 1 1 1 OR Gate Truth Table
  • 7. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 NOT Function (inverter)Output Y is TRUE if input A is FALSE, else it is FALSE. Y is the inverse of A. Logic Symbol Text Description Truth Table Boolean Expression INPUT O UTPUT A Y 0 1 1 0 NOT Gate Truth Table A YNOT NOT Bar Y = A Y = A’ Alternative Notation Y = !A
  • 8. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 NAND FunctionOutput Y is FALSE if inputs A AND B are TRUE, else it is TRUE. Logic Symbol Text Description Truth Table Boolean Expression A B YNAND A bubble is an inverter This is an AND Gate with an inverted output Y = A x B = AB INPUTS OUTPUT A B Y 0 0 1 0 1 1 1 0 1 1 1 0 NAND Gate Truth Table
  • 9. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 NOR FunctionOutput Y is FALSE if input A OR B is TRUE, else it is TRUE. Logic Symbol Text Description Truth Table Boolean Expression Y = A + B A B YNOR A bubble is an inverter. This is an OR Gate with its output inverted. INPUTS OUTPUT A B Y 0 0 1 0 1 0 1 0 0 1 1 0 NOR Gate Truth Table
  • 10. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 10
  • 11. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Circuit-to-Truth Table Example OR A Y NOT AND B C AND 2# of Inputs = # of Combinations 2 3 = 8 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 A B C Y
  • 12. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Circuit-to-Truth Table Example OR A Y NOT AND B C AND 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 A B C Y 0 0 0 0 1 0 0 0
  • 13. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Circuit-to-Truth Table Example 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 A B C Y 0 OR A Y NOT AND B C AND 0 0 1 0 1 1 1 1
  • 14. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Circuit-to-Truth Table Example 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 A B C Y 0 1 0 OR A Y NOT AND B C AND 0 1 0 0 1 0 0 0
  • 15. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Circuit-to-Truth Table Example 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 A B C Y 0 1 0 0 OR A Y NOT AND B C AND 0 1 1 0 1 1 1 1
  • 16. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Circuit-to-Truth Table Example 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 A B C Y 0 1 0 1 0 OR A Y NOT AND B C AND 1 0 0 0 0 0 0 0
  • 17. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Circuit-to-Truth Table Example 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 A B C Y 0 1 0 1 0 0 OR A Y NOT AND B C AND 1 0 1 0 0 0 0 0
  • 18. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Circuit-to-Truth Table Example 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 A B C Y 0 1 0 1 0 0 0 OR A Y NOT AND B C AND 1 1 0 1 0 0 1 1
  • 19. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Circuit-to-Truth Table Example 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 A B C Y 0 1 0 1 0 0 1 0 OR A Y NOT AND B C AND 1 1 1 1 0 0 1 1
  • 20. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 NAND Gate – Special Application INPUTS OUTPUT A B Y 0 0 1 0 1 1 1 0 1 1 1 0 A B YNAND TNANDS S T 00 1 0 1 1 0 Equivalent To An Inverter Gate
  • 21. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 NOR Gate - Special Application S T 00 1 0 1 1 0 Equivalent To An Inverter Gate TS NOR A B YNOR INPUTS OUTPUT A B Y 0 0 1 0 1 0 1 0 0 1 1 0
  • 22. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Boolean logic 22
  • 23. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Chapter 3: Digital Logic 23 Chapter 3 Objectives • Understand the relationship between Boolean logic and digital computer circuits. • Learn how to design simple logic circuits. • Understand how digital circuits work together to form complex computer systems.
  • 24. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Chapter 3: Digital Logic 24 3.2 Boolean Algebra
  • 25. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Boolean Functions to Logic Circuits • Any Boolean expression can be converted to a logic circuit made up of AND, OR and NOT gates. step 1: add parentheses to expression to fully define order of operations - A+(B C )) step 2: create gate for “last” operation in expression gate’s output is value of expression gate’s inputs are expressions combined by operation A A+B C (B C )) step 3: repeat for sub-expressions and continue until done  Number of simple gates needed to implement expression equals number of operations in expression. – so, simpler equivalent expression yields less expensive circuit – Boolean algebra provides rules for simplifying expressions
  • 26. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Basic Identities of Boolean Algebra 1. X 0 X 3.X 1 1 5.X X X 7.X X ’ 1 9.(X ’)’ X 10.X Y Y X 12.X Y Z) (X Y) Z 14.X Y Z) X Y X Z 16. X Y) X Y 2. X 1 X 4. X 0 0 6. X X X 8. X X ’ 0 11. X Y Y X 13. X Y Z ) (X Y ) Z 15. X Y Z ) X Y ) X Z ) 17. X Y)’ = X Y commutative associative distributive DeMorgan’s  Identities define intrinsic properties of Boolean algebr  Useful in simplifying Boolean expressions
  • 27. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Verifying Identities Using Truth Tables • Can verify any logical equation with small number of variables using truth tables. • Break large expressions into parts, as needed. X Y Z ) X Y ) X Z ) Y Z 0 0 0 1 0 0 0 1 XYZ 000 001 010 011 100 101 110 111 X Y Z ) 0 0 0 1 1 1 1 1 X Y 0 0 1 1 1 1 1 1 X Z 0 1 0 1 1 1 1 1 X Y ) X Z ) 0 0 0 1 1 1 1 1 X Y ) X Y XY 00 01 10 11 X Y 1 0 0 0 X Y ) 1 0 0 0
  • 28. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 DeMorgan’s Law
  • 29. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 DeMorgan’s Laws for n Variables • We can extend DeMorgan’s laws to 3 variables by applying the laws for two variables. (X Y Z) X Y Z)) - by associative law X Y Z) - by DeMorgan’s law X Y Z ) - by DeMorgan’s law X Y Z - by associative law (X Y Z) X Y Z)) - by associative law X Y Z) - by DeMorgan’s law X Y Z ) - by DeMorgan’s law X Y Z - by associative law • Generalization to n variables.
  • 30. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Simplification of Boolean Expressions F=X YZ +X YZ +XZ Y Z X Y Z X Y Z X F=X Y(Z +Z )+XZ by identity 14 F=X Y 1+XZ =X Y +XZ by identity 2 by identity 7
  • 31. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 The Duality Principle • The dual of a Boolean expression is obtained by interchanging all ANDs and ORs, and all 0s and 1s. – example: the dual of A+(B C )+0 is A (B+C ) 1 • The duality principle states that if E1 and E2 are Boolean expressions then E1= E2 dual (E1)=dual(E2) where dual(E) is the dual of E. For example, A+(B C )+0 = (B C )+D A (B+C ) 1 = (B +C ) D Consequently, the pairs of identities (1,2), (3,4), (5,6), (7,8), (10,11), (12,13), (14,15) and (16,17) all follow from each other through the duality
  • 32. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 32
  • 33. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Sum of Products Form • Minterm: If a product term (AND) of a function of ‘n’ variables, contain all the variables in complemented form or uncomplemented form, then it is called a “minterm” or “standard product”. Sum of product method: • The four possible ways to AND two input signals that are in complemented and • uncomplemented from. These outputs are called fundamental products. The following table lists • each fundamental product next to the input conditions producing a high input for instance, AB is • high when A and B are low. AB is high when A is high and so
  • 34. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Product of Sums Form • The product of sums is the second standard form for Boolean expressions. product-of-sums-expression = s-term s-term ... s-term s-term = literal literal literal Example. (X +Y +Z )(X +Z)(X+Y)(X+Y+Z) • A maxterm is a sum term that contains every variable, in complemented or uncomplemented form. Example. in exp. above, X +Y +Z is a maxterm, but X +Z is not • A product of maxterms expression is a product of sums expression in which every term is a maxterm Example. (X +Y +Z )(X +Y+Z)(X+Y+Z )(X+Y+Z) is product of maxterms expression that is equivalent to expression above
  • 35. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 take the whole compliment, since POS is a dual to the SOP form, In the following we apply de-morgan's laws which are : (a+b)' = a' b' ; (ab)' = a' + b' (A’CD + E’F + BCD)' = (A'CD + E'F)' * (BCD)' = (A'CD)' * (E'F)' * (BCD)' = ((A')' + C' + D' ) * ( (E')' + F' ) * (B' + C' + D') = (A + C' + D' ) * ( E + F') * (B' + C' + D') which is the product of sums, that is POS form!
  • 36. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 NAND and NOR Gates(Universal Gates) • In certain technologies (including CMOS), a NAND (NOR) gate is simpler & faster than an AND (OR) gate. • Consequently circuits are often constructed using NANDs and NORs directly, instead of ANDs and ORs. • Alternative gate representations makes this easier. X Y (X Y)NAND Gate (X Y) X Y NOR Gate = = ==
  • 37. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Exclusive Or and Odd Function • The odd function on n variables is 1 when an odd number of its variables are 1. – odd(X,Y,Z) = XY Z + X YZ + X Y Z + XYZ = X Y Z – similarly for 4 or more variables • Parity checking circuits use the odd function to provide a simple integrity check to verify correctness of data. EXOR gate Alternative Implementation A B  The EXOR function is defined by A B = AB + A B. A AB +A B B
  • 38. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Chapter 3: Digital Logic 38 3.3 Logic Gates • NAND and NOR are known as universal gates because they are inexpensive to manufacture and any Boolean function can be constructed using only NAND or only NOR gates. • Gates can have multiple inputs and more than one output. A second output can be provided for the complement of the operation. We’ll see more of this later.
  • 39. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Chapter 3: Digital Logic 39 3.4 Digital Components • Combinations of gates implement Boolean functions. • The circuit below implements the function: • This is an example of a combinational logic circuit. • Combinational logic circuits produce a specified output (almost) at the instant when input values are applied. Later we’ll explore circuits where this is not the case.
  • 40. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Chapter 3: Digital Logic 40 3.5 Combinational Circuits • As we see, the sum can be found using the XOR operation and the carry using the AND operation. • Combinational logic circuits give us many useful devices. • One of the simplest is the half adder, which finds the sum of two bits. • We can gain some insight as to the construction of a half adder by looking at its truth table, shown at the right.
  • 41. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Chapter 3: Digital Logic 41 3.5 Combinational Circuits • We can change our half adder into to a full adder by including gates for processing the carry bit. • The truth table for a full adder is shown at the right. FULL ADDER HALF ADDER
  • 42. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Chapter 3: Digital Logic 42 3.5 Combinational Circuits • Just as we combined half adders to make a full adder, full adders can connected in series. • The carry bit “ripples” from one adder to the next; hence, this configuration is called a ripple-carry adder. 74LS283 This is a 4-bit adder that you can program as part of your Project.
  • 43. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Chapter 3: Digital Logic 43 3.5 Combinational Circuits • Decoders are another important type of combinational circuit. • Among other things, they are useful in selecting a memory location based on a binary value placed on the address lines of a memory bus. • Address decoders with n inputs can select any of 2n locations. • This is what a 2-to-4 decoder looks like on the inside. If x = 0 and y = 1, which output line is enabled?
  • 44. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Chapter 3: Digital Logic 44 3.6 Sequential Circuits • Another modification of the SR flip-flop is the D flip-flop, shown below with its characteristic table. • The output of the flip-flop remains the same during subsequent clock pulses. The output changes only when the value of D changes. • The D flip-flop is the fundamental circuit of computer memory. D flip-flops are usually illustrated using the block diagram shown here. The previous state doesn’t matter. Totally dependent on state of D
  • 45. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Chapter 3: Digital Logic 45 Appendix - 3.2 Boolean Algebra • Boolean algebra is a mathematical system for the manipulation of variables that can have one of two values. – In formal logic, these values are “true” and “false.” – In digital systems, these values are “on” and “off,” 1 and 0, or “high” and “low.” • Boolean expressions are created by performing operations on Boolean variables. – Common Boolean operators include AND, OR, and NOT.
  • 46. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Chapter 3: Digital Logic 46 3.2 Boolean Algebra • A Boolean operator can be completely described using a truth table. • The truth table for the Boolean operators AND and OR are shown at the right. • The AND operator is also known as a Boolean product. The OR operator is the Boolean sum.
  • 47. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Chapter 3: Digital Logic 47 3.2 Boolean Algebra • The truth table for the Boolean NOT operator is shown at the right. • The NOT operation is most often designated by an overbar. It is sometimes indicated by a prime mark ( ‘ ) or an “elbow” ( ).
  • 48. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Chapter 3: Digital Logic 48 3.2 Boolean Algebra • A Boolean function has: • At least one Boolean variable, • At least one Boolean operator, and • At least one input from the set {0,1}. • It produces an output that is also a member of the set {0,1}. Now you know why the binary numbering system is so handy in digital systems.
  • 49. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Chapter 3: Digital Logic 49 3.2 Boolean Algebra • The truth table for the Boolean function: is shown at the right. • To make evaluation of the Boolean function easier, the truth table contains extra (shaded) columns to hold evaluations of subparts of the function.
  • 50. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Chapter 3: Digital Logic 50 3.2 Boolean Algebra • As with common arithmetic, Boolean operations have rules of precedence. • The NOT operator has highest priority, followed by AND and then OR. • This is how we chose the (shaded) function subparts in our table.
  • 51. Subject Name Code Credit Hours Digital Electronics and Logic Design DEL-244 3 Chapter 3: Digital Logic 51 • Computers are implementations of Boolean logic. • Boolean functions are completely described by truth tables. • Logic gates are small circuits that implement Boolean operators. • The basic gates are AND, OR, and NOT. – The XOR gate is very useful in parity checkers and adders. • The “universal gates” are NOR, and NAND. Chapter 3 Conclusion