Flexis QE 32-bit ColdFire® V1 Microcontrollers
•
0 j'aime•661 vues
Detailed information on the MCE51QE microcontrollers
![Flexis QE 32-bit ColdFire® V1 Microcontrollers ,[object Object]](https://image.slidesharecdn.com/freescalemcf51qeaudio-110314014844-phpapp02/85/flexis-qe-32bit-coldfire-v1-microcontrollers-1-320.jpg)
![Introduction ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]](data:image/gif;base64,R0lGODlhAQABAIAAAAAAAP///yH5BAEAAAAALAAAAAABAAEAAAIBRAA7)
Recommandé
Contenu connexe
Tendances
Tendances (20)
Similaire à Flexis QE 32-bit ColdFire® V1 Microcontrollers
Similaire à Flexis QE 32-bit ColdFire® V1 Microcontrollers (20)
Plus de Premier Farnell
Plus de Premier Farnell (20)
Dernier
Dernier (20)
Flexis QE 32-bit ColdFire® V1 Microcontrollers
- 8. Rapid General Purpose Input/Output (RGPIO)
- 13. MCF51QE128 Series Comparison Features MCF51QE32 MCF51QE64 MCF51QE128 Core V1 Cold Fire Core V1 Cold Fire Core V1 Cold Fire Core Flash 32 Kb 64 Kb 128 Kb SRAM 8 Kb 8 Kb 8 Kb I²C 2 2 2 ADC Channels 20 20 Up to 24 ICS Yes Yes Yes KBI 16 16 16 Package 64LQFP 64LQFP 80LQFP
- 14. Development Tools EVBQE128: It can be used as a standalone application or can be controlled by a host PC via its built-in microDART™ interface. Demo Board DEMOQE128: The board supports two interchangeable plug-in daughter cards to quickly evaluate the 8-bit S08 and 32-bit ColdFire V1 QE128 microcontrollers.
- 17. Application Block Diagram: Blood Pressure Monitor
Notes de l'éditeur
- Welcome to the training module on Freescale Flexis QE 32-bit ColdFire® V1 Microcontroller . This training module provides detailed information on the MCF51QE microcontrollers.
- From its inception, ColdFire has been designed to provide a compatible family of processor cores that are architected for system-on-a-chip design flows and reuse. The entire family has been 100% synthesizable since its inception in 1995. The cores use a standard rising-edge D flip-flop implementation which is design-for-test friendly and easily adaptable to a wide range of process technologies. ColdFire has always had a strong embedded debug architecture which allows common development tools to be used for Freescale products as well as customer-specific designs. the core architecture includes support for a coprocessor interface to accelerate operations at the instruction- or function-level. An example is our Cryptographic Acceleration Unit, the CAU, which has been included on a number of devices. The CAU provides a significant performance boost to a number of security algorithms popular today.
- The MCF51QE128, MCF51QE64, and MCF51QE32 are members of the low-cost, low-power, high-performance Version 1 (V1) ColdFire family of 32-bit microcontroller units (MCUs). All MCUs in the family use the enhanced V1 ColdFire core and are available with a variety of modules, memory sizes, and package types. CPU clock rates on these devices can reach 50.33 MHz. Peripherals operate up to 25.165 MHz.
- Through an optimized architecture that provides lower operating voltage and current, these Flexis devices offer industry-leading ultra-low-power benefits to minimize operating costs and extend battery life. The data table presents the current draw in a number of operating modes including run mode with CPU operation at 2 MHz and full-speed 50 MHz and low-power run mode with CPU operation at 32 kHz. It also shows Stop2 - the lowest power mode - with dissipation of 370 nanoamps for both devices, Stop3 - another low power mode - and finally, the wakeup time from exiting Stop3 as 6 microseconds for MCF51QE128 device.
- The V1 core is a variable-length RISC architecture and implementation, supporting Revision C of the ColdFire Instruction Set Architecture. The implementation includes 24-bit address and 32-bit data paths, and the core design optionally supports inclusion of various execute engines like the integer divider, multiply-accumulate engines (both the MAC or EMAC) and the cryptographic acceleration coprocessor. The V1 programming model supports the standard ColdFire definition, which includes a user-mode model containing 16 general-purpose 32-bit data and address registers, a 32-bit program counter and an 8-bit Condition Code Register containing indicator flags reflecting the results of instruction execution. The supervisor-mode model adds the Status Register, another stack pointer, a vector base register used during exception processing and a CPU configuration register, which provides software control over a number of key hardware configuration variables.
- V1 ColdFire core is comprised of two separate pipelines decoupled by an instruction buffer, Instruction Fetch pipeline (IFP) and Operand Execution pipeline (OEP). The IFP is a two-stage pipeline for pre fetching instructions. The prefetched instruction stream is then gated into the two-stage operand execution pipeline which decodes instruction, fetches the required operands and then executes the required function. Because the IFP and OEP pipelines are decoupled by an instruction buffer serving as a FIFO queue, the IFP is able to prefetch instructions in advance of their actual use by the OEP thereby minimizing time stalled waiting for instructions.
- The Rapid GPIO (RGPIO) module provides a 16-bit general-purpose I/O module directly connected to the processor’s high-speed 32-bit local platform bus. This connection to the processor’s high-speed platform bus plus support for single-cycle, zero wait-state data transfers allows the RGPIO module to provide improved pin performance when compared to more traditional GPIO modules located on the internal slave peripheral bus. This module is a memory-mapped device. The data register bits can be accessed directly or via alternate addresses which support set, clear and toggle functions using simple store instructions.
- This interrupt controller (CF1_INTC) is intended for use in low-cost microcontroller designs using the Version 1 (V1) ColdFire processor core. In keeping with the general philosophy for devices based on this low-end 32-bit processor, the interrupt controller generally supports less programmability compared to similar modules in other ColdFire microcontrollers and embedded microprocessors. However, this interrupt controller provides the required functionality with a minimal silicon cost. The ColdFire processor architecture defines a 3-bit interrupt priority mask field in the processor’s status register. This field, and the associated hardware, support seven levels of interrupt requests with the processor providing automatic nesting capabilities.
- The MCF51QE MCUs contain a rich set of peripherals, including 24-channel, 12-bit ADC, 2 Analog Comparators, 2 Serial Communications Interface (SCI/UART), 2 Serial Peripheral Interface (SPI), 2 I²C, and Timers. The analog comparator provides a circuit for comparing two analog input voltages or for comparing one analog input voltage to an internal reference voltage. The SCIs offer asynchronous communications, 13-bit break option, flexible baud rate generator, double buffered transmit and receive and optional H/W parity checking and generation. The inter-integrated circuit provides a method of communication between a number of devices. The interface is designed to operate up to 100 kbps with maximum bus loading and timing.
- V1 ColdFire cores implement a fixed address map with a 24-bit address space. This provides a 16 MByte definition, which is sufficient for the devices targeted for this application space. Even though the address space is restricted to 24 bits, we still represent addresses as 32-bit values because there are still certain hardware structures that retain the full vector width. The system address map is partitioned into 4 regions: flash, based at zero; RAM, based at hex 800,000; the rapid GPIO module, based at hex c00,000; and a 32 Kbyte region for all the slave peripherals.
- There are two Programming Models configurable: User model and Supervisory model. The user programming model includes sixteen 32-bit general-purpose registers, split equally into 8 data registers and 8 address registers. There is a 32-bit program counter which defines the current instruction being executed and an 8-bit Condition Code Register, which contains indicator flags to record the results of a previous instruction’s execution. This includes flags to signal a negative result, zero, overflow and a carry out. These flags are used by conditional branch instructions to determine whether the branch should be taken or not. The supervisor programming model includes all the user registers plus a status register, another stack pointer, a vector base register used during exception processing and a CPU configuration register, which provides software control of hardware configuration settings.
- Here shows the comparison of different MCF51QE series regarding its Flash memory capacity, SRAM, interfaces like IIC, SPI, ADCs, ICS (Internal Clock Source ) , KBI and packages available.
- The EVBQE128 board has been designed for the evaluation, demonstration and debugging of the Freescale Flexis QE128 Microcontrollers, including MC9S08QE128 and MCF51QE128. It can be used as a standalone application or can be controlled by a host PC via its built-in microDART™ interface. The DEMOQE128 demo board is a low-cost development system designed for demonstrating, evaluating, and debugging the Freescale microcontrollers. The board supports two interchangeable plug-in daughter cards to quickly evaluate the 8-bit S08 and 32-bit ColdFire V1 QE128 microcontrollers.
- CodeWarrior Development Studio for Microcontrollers is a single tool suite that supports software development for Freescale’s 8-bit and 32-bit ColdFire V1 microcontrollers. Designers can further accelerate application development with the help of Processor Expert, an award-winning rapid application development tool integrated into the CodeWarrior tool suite.
- The MCF51QE V1 ColdFire core was designed to be used by applications that have reached their performance limit on 8-bit processors but want to reduce the time to market for higher performance implementations. Some of these possible applications include security systems, health monitoring systems, home appliances, and many, many more. The V1 ColdFire core is also perfect for designers interested in achieving a low-cost and low-overhead link to future 32-bit designs.
- The Blood Pressure Monitor reference design demonstrates how the sensing, data communication and processing capabilities of Freescale products interact to create a complete medical handheld solution. This Blood Pressure Monitor design was crafted to serve as reference for those designs that need expansion flexibility. Enabled to use both the 8-bit MC9S08QE128 and 32-bit MCF51QE128,
- Thank you for taking the time to view this presentation on Flexis QE 32-bit ColdFire® V1 Microcontroller . If you would like to learn more or go on to purchase some of these devices, you may either click on the part list link, or simply call our sales hotline. For more technical information you may either visit the Freescale site – link shown – or if you would prefer to speak to someone live, please call our hotline number, or even use our ‘live chat’ online facility.