SlideShare une entreprise Scribd logo

07 Input Output

•Télécharger en tant que PPT, PDF•
•
J
Jeanie Delos Arcos
1  sur  63
William Stallings Computer Organization and Architecture 7 th Edition Chapter 7 Input/Output
Input/Output Problems ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Input/Output Module ,[object Object],[object Object]
Generic Model of I/O Module
External Devices ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
External Device Block Diagram
I/O Module Function ,[object Object],[object Object],[object Object],[object Object],[object Object]
I/O Steps ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
I/O Module Diagram
I/O Module Decisions ,[object Object],[object Object],[object Object],[object Object],[object Object]
Input Output Techniques ,[object Object],[object Object],[object Object]
Three Techniques for Input of a Block of Data
Programmed I/O ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Programmed I/O - detail ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
I/O Commands ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Addressing I/O Devices ,[object Object],[object Object],[object Object]
I/O Mapping ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Memory Mapped and Isolated I/O
Interrupt Driven I/O ,[object Object],[object Object],[object Object]
Interrupt Driven I/O Basic Operation ,[object Object],[object Object],[object Object],[object Object],[object Object]
Simple Interrupt Processing
CPU Viewpoint ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Changes in Memory and Registers for an Interrupt
Design Issues ,[object Object],[object Object],[object Object]
Identifying Interrupting Module (1) ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Identifying Interrupting Module (2) ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Multiple Interrupts ,[object Object],[object Object],[object Object]
Example - PC Bus ,[object Object],[object Object],[object Object]
Sequence of Events ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
ISA Bus Interrupt System ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
82C59A Interrupt Controller
Intel 82C55A Programmable Peripheral Interface
Keyboard/Display Interfaces to 82C55A
Direct Memory Access ,[object Object],[object Object],[object Object],[object Object]
DMA Function ,[object Object],[object Object]
Typical DMA Module Diagram
DMA Operation ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
DMA Transfer Cycle Stealing ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
DMA and Interrupt Breakpoints During an Instruction Cycle
Aside ,[object Object],[object Object],[object Object]
DMA Configurations (1) ,[object Object],[object Object],[object Object],[object Object]
DMA Configurations (2) ,[object Object],[object Object],[object Object],[object Object],[object Object]
DMA Configurations (3) ,[object Object],[object Object],[object Object],[object Object],[object Object]
Intel 8237A DMA Controller ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
8237 DMA Usage of Systems Bus
Fly-By ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
I/O Channels ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
I/O Channel Architecture
Interfacing ,[object Object],[object Object],[object Object],[object Object]
IEEE 1394 FireWire ,[object Object],[object Object],[object Object],[object Object],[object Object]
FireWire Configuration ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
Simple FireWire Configuration
FireWire 3 Layer Stack ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
FireWire Protocol Stack
FireWire - Physical Layer ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
FireWire - Link Layer ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
FireWire Subactions
InfiniBand ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
InfiniBand Architecture ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]
InfiniBand Switch Fabric
InfiniBand Operation ,[object Object],[object Object],[object Object],[object Object],[object Object]
InfiniBand Protocol Stack
Foreground Reading ,[object Object],[object Object]

Recommandé

Computer architecture control unit
Computer architecture control unitComputer architecture control unit
Computer architecture control unit
Mazin Alwaaly
 
Von-Neumann machine and IAS architecture
Von-Neumann machine and IAS architectureVon-Neumann machine and IAS architecture
Von-Neumann machine and IAS architecture
Shishir Aryal
 
Modes of transfer
Modes of transferModes of transfer
Modes of transfer
Andhra University
 
Input Output Organization
Input Output OrganizationInput Output Organization
Input Output Organization
Kamal Acharya
 
Memory Organization
Memory OrganizationMemory Organization
Memory Organization
Kamal Acharya
 
Processor Organization and Architecture
Processor Organization and ArchitectureProcessor Organization and Architecture
Processor Organization and Architecture
Vinit Raut
 
Memory organization (Computer architecture)
Memory organization (Computer architecture)Memory organization (Computer architecture)
Memory organization (Computer architecture)
Sandesh Jonchhe
 
Instruction format
Instruction formatInstruction format
Instruction format
Sanjeev Patel
 

Recommandé

Computer architecture control unit
Computer architecture control unitComputer architecture control unit
Computer architecture control unit
Mazin Alwaaly
 
Von-Neumann machine and IAS architecture
Von-Neumann machine and IAS architectureVon-Neumann machine and IAS architecture
Von-Neumann machine and IAS architecture
Shishir Aryal
 
Modes of transfer
Modes of transferModes of transfer
Modes of transfer
Andhra University
 
Input Output Organization
Input Output OrganizationInput Output Organization
Input Output Organization
Kamal Acharya
 
Memory Organization
Memory OrganizationMemory Organization
Memory Organization
Kamal Acharya
 
Processor Organization and Architecture
Processor Organization and ArchitectureProcessor Organization and Architecture
Processor Organization and Architecture
Vinit Raut
 
Memory organization (Computer architecture)
Memory organization (Computer architecture)Memory organization (Computer architecture)
Memory organization (Computer architecture)
Sandesh Jonchhe
 
Instruction format
Instruction formatInstruction format
Instruction format
Sanjeev Patel
 
Central processing unit and stack organization r013
Central processing unit and stack organization r013Central processing unit and stack organization r013
Central processing unit and stack organization r013
arunachalamr16
 
Control Unit Design
Control Unit DesignControl Unit Design
Control Unit Design
Vinit Raut
 
Instruction codes
Instruction codesInstruction codes
Instruction codes
pradeepa velmurugan
 
Memory organization in computer architecture
Memory organization in computer architectureMemory organization in computer architecture
Memory organization in computer architecture
Faisal Hussain
 
Computer Architecture and organization
Computer Architecture and organizationComputer Architecture and organization
Computer Architecture and organization
Badrinath Kadam
 
04 cache memory.ppt 1
04 cache memory.ppt 104 cache memory.ppt 1
04 cache memory.ppt 1
Anwal Mirza
 
Computer architecture virtual memory
Computer architecture virtual memoryComputer architecture virtual memory
Computer architecture virtual memory
Mazin Alwaaly
 
Direct Memory Access(DMA)
Direct Memory Access(DMA)Direct Memory Access(DMA)
Direct Memory Access(DMA)
Page Maker
 
Direct memory access (dma)
Direct memory access (dma)Direct memory access (dma)
Direct memory access (dma)
Zubair Khalid
 
Direct memory access
Direct memory accessDirect memory access
Direct memory access
shubham kuwar
 
COMPUTER INSTRUCTIONS & TIMING & CONTROL.
COMPUTER INSTRUCTIONS & TIMING & CONTROL.COMPUTER INSTRUCTIONS & TIMING & CONTROL.
COMPUTER INSTRUCTIONS & TIMING & CONTROL.
ATUL KUMAR YADAV
 
Memory hierarchy
Memory hierarchyMemory hierarchy
Memory hierarchy
Mahesh Kumar Attri
 
Input output organization
Input output organizationInput output organization
Input output organization
abdulugc
 
Memory management
Memory managementMemory management
Memory management
cpjcollege
 
Stored program concept
Stored program conceptStored program concept
Stored program concept
gaurav jain
 
02 Computer Evolution And Performance
02 Computer Evolution And Performance02 Computer Evolution And Performance
02 Computer Evolution And Performance
Jeanie Delos Arcos
 
Direct Memory Access
Direct Memory AccessDirect Memory Access
Direct Memory Access
Tuqa Rmahi
 
Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1) Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1)
Subhasis Dash
 
Cache memory ppt
Cache memory ppt Cache memory ppt
Cache memory ppt
Arpita Naik
 
Micro Programmed Control Unit
Micro Programmed Control UnitMicro Programmed Control Unit
Micro Programmed Control Unit
Kamal Acharya
 
Input-Output Modules
Input-Output ModulesInput-Output Modules
Input-Output Modules
Mukesh Tekwani
 
Input output module
Input output moduleInput output module
Input output module
Muhammad Ishaq
 

Contenu connexe

Tendances

Computer Architecture and organization
Computer Architecture and organizationComputer Architecture and organization
Computer Architecture and organization
Badrinath Kadam
 
Input output organization
Input output organizationInput output organization
Input output organization
abdulugc
 
02 Computer Evolution And Performance
02 Computer Evolution And Performance02 Computer Evolution And Performance
02 Computer Evolution And Performance
Jeanie Delos Arcos
 

Tendances (20)

Central processing unit and stack organization r013
Central processing unit and stack organization r013Central processing unit and stack organization r013
Central processing unit and stack organization r013
 
Control Unit Design
Control Unit DesignControl Unit Design
Control Unit Design
 
Instruction codes
Instruction codesInstruction codes
Instruction codes
 
Memory organization in computer architecture
Memory organization in computer architectureMemory organization in computer architecture
Memory organization in computer architecture
 
Computer Architecture and organization
Computer Architecture and organizationComputer Architecture and organization
Computer Architecture and organization
 
04 cache memory.ppt 1
04 cache memory.ppt 104 cache memory.ppt 1
04 cache memory.ppt 1
 
Computer architecture virtual memory
Computer architecture virtual memoryComputer architecture virtual memory
Computer architecture virtual memory
 
Direct Memory Access(DMA)
Direct Memory Access(DMA)Direct Memory Access(DMA)
Direct Memory Access(DMA)
 
Direct memory access (dma)
Direct memory access (dma)Direct memory access (dma)
Direct memory access (dma)
 
Direct memory access
Direct memory accessDirect memory access
Direct memory access
 
COMPUTER INSTRUCTIONS & TIMING & CONTROL.
COMPUTER INSTRUCTIONS & TIMING & CONTROL.COMPUTER INSTRUCTIONS & TIMING & CONTROL.
COMPUTER INSTRUCTIONS & TIMING & CONTROL.
 
Memory hierarchy
Memory hierarchyMemory hierarchy
Memory hierarchy
 
Input output organization
Input output organizationInput output organization
Input output organization
 
Memory management
Memory managementMemory management
Memory management
 
Stored program concept
Stored program conceptStored program concept
Stored program concept
 
02 Computer Evolution And Performance
02 Computer Evolution And Performance02 Computer Evolution And Performance
02 Computer Evolution And Performance
 
Direct Memory Access
Direct Memory AccessDirect Memory Access
Direct Memory Access
 
Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1) Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1)
 
Cache memory ppt
Cache memory ppt Cache memory ppt
Cache memory ppt
 
Micro Programmed Control Unit
Micro Programmed Control UnitMicro Programmed Control Unit
Micro Programmed Control Unit
 

En vedette

En vedette (20)

Input-Output Modules
Input-Output ModulesInput-Output Modules
Input-Output Modules
 
Input output module
Input output moduleInput output module
Input output module
 
Input output in computer Orgranization and architecture
Input output in computer Orgranization and architectureInput output in computer Orgranization and architecture
Input output in computer Orgranization and architecture
 
08 Operating System Support
08 Operating System Support08 Operating System Support
08 Operating System Support
 
04 Cache Memory
04 Cache Memory04 Cache Memory
04 Cache Memory
 
external_memory
external_memoryexternal_memory
external_memory
 
Wk 4 top_level_view_of_computer_function_and_interconnection
Wk 4 top_level_view_of_computer_function_and_interconnectionWk 4 top_level_view_of_computer_function_and_interconnection
Wk 4 top_level_view_of_computer_function_and_interconnection
 
Dma
DmaDma
Dma
 
internal_memory
internal_memoryinternal_memory
internal_memory
 
06 External Memory
06 External Memory06 External Memory
06 External Memory
 
05 Internal Memory
05 Internal Memory05 Internal Memory
05 Internal Memory
 
Input Output - Computer Architecture
Input Output - Computer ArchitectureInput Output - Computer Architecture
Input Output - Computer Architecture
 
Icws
IcwsIcws
Icws
 
Peripheral 8245,16550&8237 dma controller
Peripheral 8245,16550&8237 dma controllerPeripheral 8245,16550&8237 dma controller
Peripheral 8245,16550&8237 dma controller
 
Thunderbolt by amit
Thunderbolt by amitThunderbolt by amit
Thunderbolt by amit
 
Arm architecture
Arm architectureArm architecture
Arm architecture
 
I/O Channel IBM 370
I/O Channel IBM 370I/O Channel IBM 370
I/O Channel IBM 370
 
Learn C
Learn CLearn C
Learn C
 
Computer oganization input-output
Computer oganization input-outputComputer oganization input-output
Computer oganization input-output
 
Henz new
Henz newHenz new
Henz new
 

Similaire à 07 Input Output

Chapter 6 input output
Chapter 6 input outputChapter 6 input output
Chapter 6 input output
risal07
 
Chapter 3 - Top Level View of Computer / Function and Interconection
Chapter 3 - Top Level View of Computer / Function and InterconectionChapter 3 - Top Level View of Computer / Function and Interconection
Chapter 3 - Top Level View of Computer / Function and Interconection
César de Souza
 
Ch 3 System Buses
Ch 3 System BusesCh 3 System Buses
Ch 3 System Buses
NestleJuco
 
discuss the drawbacks of programmed and interrupt driven io and des.pdf
discuss the drawbacks of programmed and interrupt driven io and des.pdfdiscuss the drawbacks of programmed and interrupt driven io and des.pdf
discuss the drawbacks of programmed and interrupt driven io and des.pdf
info998421
 
Ch13 OS
Ch13 OSCh13 OS
Ch13 OS
C.U
 

Similaire à 07 Input Output (20)

Chapter 6
Chapter 6Chapter 6
Chapter 6
 
Chapter 6 input output
Chapter 6 input outputChapter 6 input output
Chapter 6 input output
 
Io system
Io systemIo system
Io system
 
Io system
Io systemIo system
Io system
 
Computer function-and-interconnection 3
Computer function-and-interconnection 3Computer function-and-interconnection 3
Computer function-and-interconnection 3
 
Computer function-and-interconnection 3
Computer function-and-interconnection 3Computer function-and-interconnection 3
Computer function-and-interconnection 3
 
Chapter 3 - Top Level View of Computer / Function and Interconection
Chapter 3 - Top Level View of Computer / Function and InterconectionChapter 3 - Top Level View of Computer / Function and Interconection
Chapter 3 - Top Level View of Computer / Function and Interconection
 
Ch 3 95
Ch 3 95Ch 3 95
Ch 3 95
 
Ch 3 System Buses
Ch 3 System BusesCh 3 System Buses
Ch 3 System Buses
 
03 Buses
03 Buses03 Buses
03 Buses
 
Input/Output System (Part 2)
Input/Output System (Part 2) Input/Output System (Part 2)
Input/Output System (Part 2)
 
Counit2 2
Counit2 2Counit2 2
Counit2 2
 
discuss the drawbacks of programmed and interrupt driven io and des.pdf
discuss the drawbacks of programmed and interrupt driven io and des.pdfdiscuss the drawbacks of programmed and interrupt driven io and des.pdf
discuss the drawbacks of programmed and interrupt driven io and des.pdf
 
Chapter 4
Chapter 4Chapter 4
Chapter 4
 
Design an I/O system
Design an I/O systemDesign an I/O system
Design an I/O system
 
H n q & a
H n q & aH n q & a
H n q & a
 
I/O System
I/O SystemI/O System
I/O System
 
OSCh13
OSCh13OSCh13
OSCh13
 
Ch13 OS
Ch13 OSCh13 OS
Ch13 OS
 
OS_Ch13
OS_Ch13OS_Ch13
OS_Ch13
 

Plus de Jeanie Delos Arcos

10 Instruction Sets Characteristics
10 Instruction Sets Characteristics10 Instruction Sets Characteristics
10 Instruction Sets Characteristics
Jeanie Delos Arcos
 

Plus de Jeanie Delos Arcos (20)

105_2_digitalSystem_Chap_3_part_3.ppt
105_2_digitalSystem_Chap_3_part_3.ppt105_2_digitalSystem_Chap_3_part_3.ppt
105_2_digitalSystem_Chap_3_part_3.ppt
 
Chapter005
Chapter005Chapter005
Chapter005
 
Chapter008
Chapter008Chapter008
Chapter008
 
Chapter006
Chapter006Chapter006
Chapter006
 
Chapter004
Chapter004Chapter004
Chapter004
 
Chapter003
Chapter003Chapter003
Chapter003
 
Pentium II
Pentium IIPentium II
Pentium II
 
Celeron
CeleronCeleron
Celeron
 
80486
8048680486
80486
 
Pentium 3
Pentium 3Pentium 3
Pentium 3
 
10 Instruction Sets Characteristics
10 Instruction Sets Characteristics10 Instruction Sets Characteristics
10 Instruction Sets Characteristics
 
09 Arithmetic
09 Arithmetic09 Arithmetic
09 Arithmetic
 
01 Introduction
01 Introduction01 Introduction
01 Introduction
 
ISM424 RM
ISM424 RMISM424 RM
ISM424 RM
 
Honey
HoneyHoney
Honey
 
Taralets
TaraletsTaralets
Taralets
 
six part invention
six part inventionsix part invention
six part invention
 
Accidentally InLove
Accidentally InLoveAccidentally InLove
Accidentally InLove
 
Like A Virgin
Like A VirginLike A Virgin
Like A Virgin
 
Awit sa mga Bata
Awit sa mga BataAwit sa mga Bata
Awit sa mga Bata
 

07 Input Output