SlideShare une entreprise Scribd logo
1  sur  12
Module 5: Digital Techniques and
Electronic Instrument Systems
5.5 Logic Circuits
Digital Systems Hardware Design Flow
 1. System Level Design  2. RTL Design
 3. Physical Design
 4. Layout synthesis
 5. The final
circuit
Gates AND - OR - NOT
x y f
0 0 0
0 1 0
1 0 0
1 1 1
x f
0 1
1 0
AND NOT
(Inverter)
x y f
0 0 0
0 1 1
1 0 1
1 1 1
OR
f = x + yf = xy
Gate NAND
x y f = xy
0 0 0
0 1 0
1 0 0
1 1 1
AND
x y f = xy
0 0 1
0 1 1
1 0 1
1 1 0
NAND
Gate NOR
x y f = x+y
0 0 1
0 1 0
1 0 0
1 1 0
NOR
x y f = x+y
0 0 0
0 1 1
1 0 1
1 1 1
OR
Analyzing a digital circuit (1/2)
x y f = xy + xy
0 0 0
0 1 1
1 0 1
1 1 0
Gate EXOR
x y f = xy + xy
0 0 0
0 1 1
1 0 1
1 1 0
Analyzing a digital circuit (2/2)
x y S C
0 0 0 0
0 1 1 0
1 0 1 0
1 1 0 1
 Half-adder: Adds
two bits.
Full Adder
x y Cn-1 S C
0 0 0 0 0
0 0 1 1 0
0 1 0 1 0
0 1 1 0 1
1 0 0 1 0
1 0 1 0 1
1 1 0 0 1
1 1 1 1 1
Fan-In and Fan-out
 Fan-In: the number of digital inputs of a digital
circuit.
 Fan-Out: the number of digital outputs of a digital
circuit.
From a Digital Circuit to the Truth Table
 1st way:
 Apply all possible
inputs to the circuit
and fill the Truth
Table.
 2nd way:
 Find the Boolean
expression and
determine the
output for each
Truth Table record.
From the Truth Table to the Digital Circuit
x y z f
0 0 0 1
0 0 1 1
0 1 0 0
0 1 1 0
1 0 0 1
1 0 1 1
1 1 0 1
1 1 1 0
x/ yz 00 01 11 10
0 1 1 0 0
1 1 1 0 1
Which variables do not
vary in this team? y,
which is “0”.
Which variables do not
vary in this team? All
y΄
So: f = xyz΄ + y΄
xyz΄

Contenu connexe

Tendances

Synchronous down counter
Synchronous down counterSynchronous down counter
Synchronous down counterRONAK SUTARIYA
 
Latch and flip flop
Latch and flip flopLatch and flip flop
Latch and flip flopGargiKhanna1
 
Clock divider by 3
Clock divider by 3Clock divider by 3
Clock divider by 3Ashok Reddy
 
Digital clock (mod counters)using DSCH (DIGITAL SCHEMATIC) by Gaurav Raikar
Digital clock (mod counters)using DSCH (DIGITAL SCHEMATIC) by Gaurav RaikarDigital clock (mod counters)using DSCH (DIGITAL SCHEMATIC) by Gaurav Raikar
Digital clock (mod counters)using DSCH (DIGITAL SCHEMATIC) by Gaurav RaikarGauravRaikar3
 
Saur lecture 16
Saur lecture 16Saur lecture 16
Saur lecture 16saur28_83
 
Rs flipflop or SR flipFlop
Rs flipflop or SR flipFlop Rs flipflop or SR flipFlop
Rs flipflop or SR flipFlop Easy n Inspire L
 
Central processing unit
Central processing unitCentral processing unit
Central processing unitHeman Pathak
 
Sequential circuit-Digital Electronics
Sequential circuit-Digital ElectronicsSequential circuit-Digital Electronics
Sequential circuit-Digital ElectronicsBipul Roy Bpl
 
D flip flop in Digital electronics
D flip flop in Digital electronicsD flip flop in Digital electronics
D flip flop in Digital electronicsEasy n Inspire L
 
Constructing circuits for boolean expressions(gate)
Constructing circuits for boolean expressions(gate)Constructing circuits for boolean expressions(gate)
Constructing circuits for boolean expressions(gate)Abdur Rehman
 
JK flip flop in Digital electronics
JK flip flop in Digital electronicsJK flip flop in Digital electronics
JK flip flop in Digital electronicsEasy n Inspire L
 
EC8392 Digital Electronics- Unit-3 -S.Sesha Vidhya-ASP-ECE-RMKCET
EC8392 Digital Electronics- Unit-3 -S.Sesha Vidhya-ASP-ECE-RMKCETEC8392 Digital Electronics- Unit-3 -S.Sesha Vidhya-ASP-ECE-RMKCET
EC8392 Digital Electronics- Unit-3 -S.Sesha Vidhya-ASP-ECE-RMKCETSeshaVidhyaS
 
Lec9 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Com...
Lec9 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Com...Lec9 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Com...
Lec9 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Com...Hsien-Hsin Sean Lee, Ph.D.
 

Tendances (20)

Synchronous down counter
Synchronous down counterSynchronous down counter
Synchronous down counter
 
Latch and flip flop
Latch and flip flopLatch and flip flop
Latch and flip flop
 
Clock divider by 3
Clock divider by 3Clock divider by 3
Clock divider by 3
 
4 bit Binary counter
4 bit Binary counter4 bit Binary counter
4 bit Binary counter
 
Digital clock (mod counters)using DSCH (DIGITAL SCHEMATIC) by Gaurav Raikar
Digital clock (mod counters)using DSCH (DIGITAL SCHEMATIC) by Gaurav RaikarDigital clock (mod counters)using DSCH (DIGITAL SCHEMATIC) by Gaurav Raikar
Digital clock (mod counters)using DSCH (DIGITAL SCHEMATIC) by Gaurav Raikar
 
digital Counter
digital Counterdigital Counter
digital Counter
 
Saur lecture 16
Saur lecture 16Saur lecture 16
Saur lecture 16
 
Basics Counters
Basics Counters Basics Counters
Basics Counters
 
Rs flipflop or SR flipFlop
Rs flipflop or SR flipFlop Rs flipflop or SR flipFlop
Rs flipflop or SR flipFlop
 
Central processing unit
Central processing unitCentral processing unit
Central processing unit
 
Sequential circuit-Digital Electronics
Sequential circuit-Digital ElectronicsSequential circuit-Digital Electronics
Sequential circuit-Digital Electronics
 
Assignment#5
Assignment#5Assignment#5
Assignment#5
 
Decoder
DecoderDecoder
Decoder
 
Synchronous Counter
Synchronous Counter Synchronous Counter
Synchronous Counter
 
D flip flop in Digital electronics
D flip flop in Digital electronicsD flip flop in Digital electronics
D flip flop in Digital electronics
 
Constructing circuits for boolean expressions(gate)
Constructing circuits for boolean expressions(gate)Constructing circuits for boolean expressions(gate)
Constructing circuits for boolean expressions(gate)
 
Assignment#3a
Assignment#3aAssignment#3a
Assignment#3a
 
JK flip flop in Digital electronics
JK flip flop in Digital electronicsJK flip flop in Digital electronics
JK flip flop in Digital electronics
 
EC8392 Digital Electronics- Unit-3 -S.Sesha Vidhya-ASP-ECE-RMKCET
EC8392 Digital Electronics- Unit-3 -S.Sesha Vidhya-ASP-ECE-RMKCETEC8392 Digital Electronics- Unit-3 -S.Sesha Vidhya-ASP-ECE-RMKCET
EC8392 Digital Electronics- Unit-3 -S.Sesha Vidhya-ASP-ECE-RMKCET
 
Lec9 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Com...
Lec9 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Com...Lec9 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Com...
Lec9 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Com...
 

En vedette

5.2 Numbering systems
5.2 Numbering systems5.2 Numbering systems
5.2 Numbering systemslpapadop
 
5.15 Typical electronic digital aircraft systems
5.15 Typical electronic digital aircraft systems5.15 Typical electronic digital aircraft systems
5.15 Typical electronic digital aircraft systemslpapadop
 
5.6 Basic computer structure microprocessors
5.6 Basic computer structure   microprocessors5.6 Basic computer structure   microprocessors
5.6 Basic computer structure microprocessorslpapadop
 
5.3 Data conversion
5.3 Data conversion5.3 Data conversion
5.3 Data conversionlpapadop
 
5.14 Electromagnetic environment
5.14 Electromagnetic environment5.14 Electromagnetic environment
5.14 Electromagnetic environmentlpapadop
 
5.4 Data Bus
5.4 Data Bus5.4 Data Bus
5.4 Data Buslpapadop
 
5.1 Electronic Instrument Systems
5.1 Electronic Instrument Systems5.1 Electronic Instrument Systems
5.1 Electronic Instrument Systemslpapadop
 
5.9 Multiplexing
5.9 Multiplexing5.9 Multiplexing
5.9 Multiplexinglpapadop
 
5.11 Electronic displays
5.11 Electronic displays5.11 Electronic displays
5.11 Electronic displayslpapadop
 
5.13 Software management control
5.13 Software management control5.13 Software management control
5.13 Software management controllpapadop
 
BIST (Built-in-Self-Test) Features for Electronic Valve Actuators
BIST (Built-in-Self-Test) Features for Electronic Valve ActuatorsBIST (Built-in-Self-Test) Features for Electronic Valve Actuators
BIST (Built-in-Self-Test) Features for Electronic Valve ActuatorsMead O'Brien, Inc.
 
Instrument & Control Introduction
Instrument & Control IntroductionInstrument & Control Introduction
Instrument & Control IntroductionMorteza Shahmoradi
 
Avionics buses
Avionics busesAvionics buses
Avionics busesyasir2761
 
Top 10 avionics interview questions with answers
Top 10 avionics interview questions with answersTop 10 avionics interview questions with answers
Top 10 avionics interview questions with answerslallesamantha24
 
indicating recording systems
indicating recording systemsindicating recording systems
indicating recording systemsfabianesparza27
 
8 fighter aircraft avionics-part i
8 fighter aircraft avionics-part i8 fighter aircraft avionics-part i
8 fighter aircraft avionics-part iSolo Hermelin
 
9 fighter aircraft avionics-part ii
9 fighter aircraft avionics-part ii9 fighter aircraft avionics-part ii
9 fighter aircraft avionics-part iiSolo Hermelin
 
A320 electrical system
A320 electrical systemA320 electrical system
A320 electrical systemParas Gangwani
 
EFIS on Airbus A320 / A330
EFIS on Airbus A320 / A330EFIS on Airbus A320 / A330
EFIS on Airbus A320 / A330careaviaitonhk
 
Avionics Digital data buses
Avionics Digital data busesAvionics Digital data buses
Avionics Digital data busesostroumov
 

En vedette (20)

5.2 Numbering systems
5.2 Numbering systems5.2 Numbering systems
5.2 Numbering systems
 
5.15 Typical electronic digital aircraft systems
5.15 Typical electronic digital aircraft systems5.15 Typical electronic digital aircraft systems
5.15 Typical electronic digital aircraft systems
 
5.6 Basic computer structure microprocessors
5.6 Basic computer structure   microprocessors5.6 Basic computer structure   microprocessors
5.6 Basic computer structure microprocessors
 
5.3 Data conversion
5.3 Data conversion5.3 Data conversion
5.3 Data conversion
 
5.14 Electromagnetic environment
5.14 Electromagnetic environment5.14 Electromagnetic environment
5.14 Electromagnetic environment
 
5.4 Data Bus
5.4 Data Bus5.4 Data Bus
5.4 Data Bus
 
5.1 Electronic Instrument Systems
5.1 Electronic Instrument Systems5.1 Electronic Instrument Systems
5.1 Electronic Instrument Systems
 
5.9 Multiplexing
5.9 Multiplexing5.9 Multiplexing
5.9 Multiplexing
 
5.11 Electronic displays
5.11 Electronic displays5.11 Electronic displays
5.11 Electronic displays
 
5.13 Software management control
5.13 Software management control5.13 Software management control
5.13 Software management control
 
BIST (Built-in-Self-Test) Features for Electronic Valve Actuators
BIST (Built-in-Self-Test) Features for Electronic Valve ActuatorsBIST (Built-in-Self-Test) Features for Electronic Valve Actuators
BIST (Built-in-Self-Test) Features for Electronic Valve Actuators
 
Instrument & Control Introduction
Instrument & Control IntroductionInstrument & Control Introduction
Instrument & Control Introduction
 
Avionics buses
Avionics busesAvionics buses
Avionics buses
 
Top 10 avionics interview questions with answers
Top 10 avionics interview questions with answersTop 10 avionics interview questions with answers
Top 10 avionics interview questions with answers
 
indicating recording systems
indicating recording systemsindicating recording systems
indicating recording systems
 
8 fighter aircraft avionics-part i
8 fighter aircraft avionics-part i8 fighter aircraft avionics-part i
8 fighter aircraft avionics-part i
 
9 fighter aircraft avionics-part ii
9 fighter aircraft avionics-part ii9 fighter aircraft avionics-part ii
9 fighter aircraft avionics-part ii
 
A320 electrical system
A320 electrical systemA320 electrical system
A320 electrical system
 
EFIS on Airbus A320 / A330
EFIS on Airbus A320 / A330EFIS on Airbus A320 / A330
EFIS on Airbus A320 / A330
 
Avionics Digital data buses
Avionics Digital data busesAvionics Digital data buses
Avionics Digital data buses
 

Similaire à 5.5 Logic circuits

Digital Electronics Fundamentals
Digital Electronics Fundamentals Digital Electronics Fundamentals
Digital Electronics Fundamentals Darwin Nesakumar
 
Computer organiztion3
Computer organiztion3Computer organiztion3
Computer organiztion3Umang Gupta
 
multiplexers and demultiplexers
 multiplexers and demultiplexers multiplexers and demultiplexers
multiplexers and demultiplexersUnsa Shakir
 
computer logic and digital design chapter 1
computer logic and digital design chapter 1computer logic and digital design chapter 1
computer logic and digital design chapter 1tendaisigauke3
 
Computer Architecture 3rd Edition by Moris Mano CH 01-CH 02.ppt
Computer Architecture 3rd Edition by Moris Mano CH  01-CH 02.pptComputer Architecture 3rd Edition by Moris Mano CH  01-CH 02.ppt
Computer Architecture 3rd Edition by Moris Mano CH 01-CH 02.pptHowida Youssry
 
Lecture 18 M - Copy.pptx
Lecture 18 M - Copy.pptxLecture 18 M - Copy.pptx
Lecture 18 M - Copy.pptxAzeenShahid
 
Computer Organization And Architecture lab manual
Computer Organization And Architecture lab manualComputer Organization And Architecture lab manual
Computer Organization And Architecture lab manualNitesh Dubey
 
04 Unit IV DTE.pptx
04 Unit IV DTE.pptx04 Unit IV DTE.pptx
04 Unit IV DTE.pptxHarsheye
 
logic gate presentation for and or n.ppt
logic gate presentation for and or n.pptlogic gate presentation for and or n.ppt
logic gate presentation for and or n.pptnaghamallella
 
A few fundamental concepts in digital electronics
A few fundamental concepts in digital electronicsA few fundamental concepts in digital electronics
A few fundamental concepts in digital electronicsJoy Prabhakaran
 

Similaire à 5.5 Logic circuits (20)

Digital Electronics Fundamentals
Digital Electronics Fundamentals Digital Electronics Fundamentals
Digital Electronics Fundamentals
 
Computer organiztion3
Computer organiztion3Computer organiztion3
Computer organiztion3
 
multiplexers and demultiplexers
 multiplexers and demultiplexers multiplexers and demultiplexers
multiplexers and demultiplexers
 
Digital Logic circuit
Digital Logic circuitDigital Logic circuit
Digital Logic circuit
 
Dpsd lecture-notes
Dpsd lecture-notesDpsd lecture-notes
Dpsd lecture-notes
 
Chapter1
Chapter1Chapter1
Chapter1
 
Mcsl 17 ALP lab manual
Mcsl 17 ALP lab manualMcsl 17 ALP lab manual
Mcsl 17 ALP lab manual
 
eel6935_ch2.pdf
eel6935_ch2.pdfeel6935_ch2.pdf
eel6935_ch2.pdf
 
LOGIC CKT.ppt
LOGIC CKT.pptLOGIC CKT.ppt
LOGIC CKT.ppt
 
Chapter-04.pdf
Chapter-04.pdfChapter-04.pdf
Chapter-04.pdf
 
Chapter1.ppt
Chapter1.pptChapter1.ppt
Chapter1.ppt
 
computer logic and digital design chapter 1
computer logic and digital design chapter 1computer logic and digital design chapter 1
computer logic and digital design chapter 1
 
Computer Architecture 3rd Edition by Moris Mano CH 01-CH 02.ppt
Computer Architecture 3rd Edition by Moris Mano CH  01-CH 02.pptComputer Architecture 3rd Edition by Moris Mano CH  01-CH 02.ppt
Computer Architecture 3rd Edition by Moris Mano CH 01-CH 02.ppt
 
Coa presentation2
Coa presentation2Coa presentation2
Coa presentation2
 
02-gates-w.pptx
02-gates-w.pptx02-gates-w.pptx
02-gates-w.pptx
 
Lecture 18 M - Copy.pptx
Lecture 18 M - Copy.pptxLecture 18 M - Copy.pptx
Lecture 18 M - Copy.pptx
 
Computer Organization And Architecture lab manual
Computer Organization And Architecture lab manualComputer Organization And Architecture lab manual
Computer Organization And Architecture lab manual
 
04 Unit IV DTE.pptx
04 Unit IV DTE.pptx04 Unit IV DTE.pptx
04 Unit IV DTE.pptx
 
logic gate presentation for and or n.ppt
logic gate presentation for and or n.pptlogic gate presentation for and or n.ppt
logic gate presentation for and or n.ppt
 
A few fundamental concepts in digital electronics
A few fundamental concepts in digital electronicsA few fundamental concepts in digital electronics
A few fundamental concepts in digital electronics
 

Dernier

Are Multi-Cloud and Serverless Good or Bad?
Are Multi-Cloud and Serverless Good or Bad?Are Multi-Cloud and Serverless Good or Bad?
Are Multi-Cloud and Serverless Good or Bad?Mattias Andersson
 
CloudStudio User manual (basic edition):
CloudStudio User manual (basic edition):CloudStudio User manual (basic edition):
CloudStudio User manual (basic edition):comworks
 
Powerpoint exploring the locations used in television show Time Clash
Powerpoint exploring the locations used in television show Time ClashPowerpoint exploring the locations used in television show Time Clash
Powerpoint exploring the locations used in television show Time Clashcharlottematthew16
 
Designing IA for AI - Information Architecture Conference 2024
Designing IA for AI - Information Architecture Conference 2024Designing IA for AI - Information Architecture Conference 2024
Designing IA for AI - Information Architecture Conference 2024Enterprise Knowledge
 
How AI, OpenAI, and ChatGPT impact business and software.
How AI, OpenAI, and ChatGPT impact business and software.How AI, OpenAI, and ChatGPT impact business and software.
How AI, OpenAI, and ChatGPT impact business and software.Curtis Poe
 
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)Mark Simos
 
"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack
"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack
"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek SchlawackFwdays
 
Take control of your SAP testing with UiPath Test Suite
Take control of your SAP testing with UiPath Test SuiteTake control of your SAP testing with UiPath Test Suite
Take control of your SAP testing with UiPath Test SuiteDianaGray10
 
TrustArc Webinar - How to Build Consumer Trust Through Data Privacy
TrustArc Webinar - How to Build Consumer Trust Through Data PrivacyTrustArc Webinar - How to Build Consumer Trust Through Data Privacy
TrustArc Webinar - How to Build Consumer Trust Through Data PrivacyTrustArc
 
What's New in Teams Calling, Meetings and Devices March 2024
What's New in Teams Calling, Meetings and Devices March 2024What's New in Teams Calling, Meetings and Devices March 2024
What's New in Teams Calling, Meetings and Devices March 2024Stephanie Beckett
 
From Family Reminiscence to Scholarly Archive .
From Family Reminiscence to Scholarly Archive .From Family Reminiscence to Scholarly Archive .
From Family Reminiscence to Scholarly Archive .Alan Dix
 
Vertex AI Gemini Prompt Engineering Tips
Vertex AI Gemini Prompt Engineering TipsVertex AI Gemini Prompt Engineering Tips
Vertex AI Gemini Prompt Engineering TipsMiki Katsuragi
 
Search Engine Optimization SEO PDF for 2024.pdf
Search Engine Optimization SEO PDF for 2024.pdfSearch Engine Optimization SEO PDF for 2024.pdf
Search Engine Optimization SEO PDF for 2024.pdfRankYa
 
Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Scott Keck-Warren
 
Story boards and shot lists for my a level piece
Story boards and shot lists for my a level pieceStory boards and shot lists for my a level piece
Story boards and shot lists for my a level piececharlottematthew16
 
WordPress Websites for Engineers: Elevate Your Brand
WordPress Websites for Engineers: Elevate Your BrandWordPress Websites for Engineers: Elevate Your Brand
WordPress Websites for Engineers: Elevate Your Brandgvaughan
 
Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024BookNet Canada
 
H2O.ai CEO/Founder: Sri Ambati Keynote at Wells Fargo Day
H2O.ai CEO/Founder: Sri Ambati Keynote at Wells Fargo DayH2O.ai CEO/Founder: Sri Ambati Keynote at Wells Fargo Day
H2O.ai CEO/Founder: Sri Ambati Keynote at Wells Fargo DaySri Ambati
 
Developer Data Modeling Mistakes: From Postgres to NoSQL
Developer Data Modeling Mistakes: From Postgres to NoSQLDeveloper Data Modeling Mistakes: From Postgres to NoSQL
Developer Data Modeling Mistakes: From Postgres to NoSQLScyllaDB
 

Dernier (20)

Are Multi-Cloud and Serverless Good or Bad?
Are Multi-Cloud and Serverless Good or Bad?Are Multi-Cloud and Serverless Good or Bad?
Are Multi-Cloud and Serverless Good or Bad?
 
CloudStudio User manual (basic edition):
CloudStudio User manual (basic edition):CloudStudio User manual (basic edition):
CloudStudio User manual (basic edition):
 
Powerpoint exploring the locations used in television show Time Clash
Powerpoint exploring the locations used in television show Time ClashPowerpoint exploring the locations used in television show Time Clash
Powerpoint exploring the locations used in television show Time Clash
 
Designing IA for AI - Information Architecture Conference 2024
Designing IA for AI - Information Architecture Conference 2024Designing IA for AI - Information Architecture Conference 2024
Designing IA for AI - Information Architecture Conference 2024
 
How AI, OpenAI, and ChatGPT impact business and software.
How AI, OpenAI, and ChatGPT impact business and software.How AI, OpenAI, and ChatGPT impact business and software.
How AI, OpenAI, and ChatGPT impact business and software.
 
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
 
"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack
"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack
"Subclassing and Composition – A Pythonic Tour of Trade-Offs", Hynek Schlawack
 
Take control of your SAP testing with UiPath Test Suite
Take control of your SAP testing with UiPath Test SuiteTake control of your SAP testing with UiPath Test Suite
Take control of your SAP testing with UiPath Test Suite
 
TrustArc Webinar - How to Build Consumer Trust Through Data Privacy
TrustArc Webinar - How to Build Consumer Trust Through Data PrivacyTrustArc Webinar - How to Build Consumer Trust Through Data Privacy
TrustArc Webinar - How to Build Consumer Trust Through Data Privacy
 
What's New in Teams Calling, Meetings and Devices March 2024
What's New in Teams Calling, Meetings and Devices March 2024What's New in Teams Calling, Meetings and Devices March 2024
What's New in Teams Calling, Meetings and Devices March 2024
 
E-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptx
E-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptxE-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptx
E-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptx
 
From Family Reminiscence to Scholarly Archive .
From Family Reminiscence to Scholarly Archive .From Family Reminiscence to Scholarly Archive .
From Family Reminiscence to Scholarly Archive .
 
Vertex AI Gemini Prompt Engineering Tips
Vertex AI Gemini Prompt Engineering TipsVertex AI Gemini Prompt Engineering Tips
Vertex AI Gemini Prompt Engineering Tips
 
Search Engine Optimization SEO PDF for 2024.pdf
Search Engine Optimization SEO PDF for 2024.pdfSearch Engine Optimization SEO PDF for 2024.pdf
Search Engine Optimization SEO PDF for 2024.pdf
 
Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024
 
Story boards and shot lists for my a level piece
Story boards and shot lists for my a level pieceStory boards and shot lists for my a level piece
Story boards and shot lists for my a level piece
 
WordPress Websites for Engineers: Elevate Your Brand
WordPress Websites for Engineers: Elevate Your BrandWordPress Websites for Engineers: Elevate Your Brand
WordPress Websites for Engineers: Elevate Your Brand
 
Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: BNC CataList - Tech Forum 2024
 
H2O.ai CEO/Founder: Sri Ambati Keynote at Wells Fargo Day
H2O.ai CEO/Founder: Sri Ambati Keynote at Wells Fargo DayH2O.ai CEO/Founder: Sri Ambati Keynote at Wells Fargo Day
H2O.ai CEO/Founder: Sri Ambati Keynote at Wells Fargo Day
 
Developer Data Modeling Mistakes: From Postgres to NoSQL
Developer Data Modeling Mistakes: From Postgres to NoSQLDeveloper Data Modeling Mistakes: From Postgres to NoSQL
Developer Data Modeling Mistakes: From Postgres to NoSQL
 

5.5 Logic circuits

  • 1. Module 5: Digital Techniques and Electronic Instrument Systems 5.5 Logic Circuits
  • 2. Digital Systems Hardware Design Flow  1. System Level Design  2. RTL Design  3. Physical Design  4. Layout synthesis  5. The final circuit
  • 3. Gates AND - OR - NOT x y f 0 0 0 0 1 0 1 0 0 1 1 1 x f 0 1 1 0 AND NOT (Inverter) x y f 0 0 0 0 1 1 1 0 1 1 1 1 OR f = x + yf = xy
  • 4. Gate NAND x y f = xy 0 0 0 0 1 0 1 0 0 1 1 1 AND x y f = xy 0 0 1 0 1 1 1 0 1 1 1 0 NAND
  • 5. Gate NOR x y f = x+y 0 0 1 0 1 0 1 0 0 1 1 0 NOR x y f = x+y 0 0 0 0 1 1 1 0 1 1 1 1 OR
  • 6. Analyzing a digital circuit (1/2) x y f = xy + xy 0 0 0 0 1 1 1 0 1 1 1 0
  • 7. Gate EXOR x y f = xy + xy 0 0 0 0 1 1 1 0 1 1 1 0
  • 8. Analyzing a digital circuit (2/2) x y S C 0 0 0 0 0 1 1 0 1 0 1 0 1 1 0 1  Half-adder: Adds two bits.
  • 9. Full Adder x y Cn-1 S C 0 0 0 0 0 0 0 1 1 0 0 1 0 1 0 0 1 1 0 1 1 0 0 1 0 1 0 1 0 1 1 1 0 0 1 1 1 1 1 1
  • 10. Fan-In and Fan-out  Fan-In: the number of digital inputs of a digital circuit.  Fan-Out: the number of digital outputs of a digital circuit.
  • 11. From a Digital Circuit to the Truth Table  1st way:  Apply all possible inputs to the circuit and fill the Truth Table.  2nd way:  Find the Boolean expression and determine the output for each Truth Table record.
  • 12. From the Truth Table to the Digital Circuit x y z f 0 0 0 1 0 0 1 1 0 1 0 0 0 1 1 0 1 0 0 1 1 0 1 1 1 1 0 1 1 1 1 0 x/ yz 00 01 11 10 0 1 1 0 0 1 1 1 0 1 Which variables do not vary in this team? y, which is “0”. Which variables do not vary in this team? All y΄ So: f = xyz΄ + y΄ xyz΄