SlideShare une entreprise Scribd logo
1  sur  10
CPU

CU   ALU   Registers
Controls all the operations in the CPU

        Transfers data to registers
    
        Directs data to ALU for calculation
    

    Ensures correct paths for data transfer


    Synchronisation with the system clock



                                              Click on image to
                                              go to the Fetch-
                                              Execute Cycle
Performs calculations





    Tests logic functions





    Determines relative relationships between values





                                                       Click on image to
                                                       go to the Fetch-
                                                       Execute Cycle
Storage register

        Stores the next instruction to be executed
    

    Accumulator

        Stores the latest results from a calculation
    

    Address register

        Stores memory address locations
    

    Instruction register

        Stores instructions to be processed
                                                    Click on image to
                                                     go to the Fetch-
                                                     Execute Cycle
The system clock is an accurate, very fast

    electronic timer.
    The faster the system clock the more

    instructions per second are executed.
Buses are pathways – separate wires / metallic
  strips which transport signals (data).


http://www.webopedia.com/TERM/b/bus.html
Fetch:
•The instruction is fetched from memory.
•Instructions are stored in registers.

Decode
•the opcode is decoded by the CU so the instruction can be
executed.

Execute
•The instruction is executed, usually using the ALU.

Store
•The result of the instruction is stored.

Note: this is a simplified explanation (what is required knowledge for the Preliminary course – see link for further
detail).
                                                               http://en.wikipedia.org/wiki/Instruction_cycle
Decode:
   • The typical instruction is divided into two parts: the Opcode
     and the Operand
   • The opcode is the instruction.
   • The operand is the data on which the instruction needs to be
     performed.

In the simplified example below:

       Add 10

       Add would be the instruction (opcode).
   •
       10 would be the data (operand).
   •
More input / output devices


    Increased processing speed


    Larger memory (both primary and secondary)

    which is better for working with sound and
    graphics

Contenu connexe

Similaire à Process & Control Hardware plus fetch-execute cycle

Keynote: Building and Operating A Serverless Streaming Runtime for Apache Bea...
Keynote: Building and Operating A Serverless Streaming Runtime for Apache Bea...Keynote: Building and Operating A Serverless Streaming Runtime for Apache Bea...
Keynote: Building and Operating A Serverless Streaming Runtime for Apache Bea...
Flink Forward
 
Os Madsen Block
Os Madsen BlockOs Madsen Block
Os Madsen Block
oscon2007
 
Hardware Assisted Latency Investigations
Hardware Assisted Latency InvestigationsHardware Assisted Latency Investigations
Hardware Assisted Latency Investigations
ScyllaDB
 

Similaire à Process & Control Hardware plus fetch-execute cycle (20)

02 cpu final
02 cpu final02 cpu final
02 cpu final
 
1353142173system unit
1353142173system unit1353142173system unit
1353142173system unit
 
lecture2.pptx
lecture2.pptxlecture2.pptx
lecture2.pptx
 
Keynote: Building and Operating A Serverless Streaming Runtime for Apache Bea...
Keynote: Building and Operating A Serverless Streaming Runtime for Apache Bea...Keynote: Building and Operating A Serverless Streaming Runtime for Apache Bea...
Keynote: Building and Operating A Serverless Streaming Runtime for Apache Bea...
 
03. top level view of computer function & interconnection
03. top level view of computer function & interconnection03. top level view of computer function & interconnection
03. top level view of computer function & interconnection
 
Os Madsen Block
Os Madsen BlockOs Madsen Block
Os Madsen Block
 
An Introduction to the Formalised Memory Model for Linux Kernel
An Introduction to the Formalised Memory Model for Linux KernelAn Introduction to the Formalised Memory Model for Linux Kernel
An Introduction to the Formalised Memory Model for Linux Kernel
 
CMP 416-Architecture and system design.pdf
CMP 416-Architecture and system design.pdfCMP 416-Architecture and system design.pdf
CMP 416-Architecture and system design.pdf
 
Chapter 1 computer abstractions and technology
Chapter 1 computer abstractions and technologyChapter 1 computer abstractions and technology
Chapter 1 computer abstractions and technology
 
Perfmon And Profiler 101
Perfmon And Profiler 101Perfmon And Profiler 101
Perfmon And Profiler 101
 
Bios, processorand motherboard
Bios, processorand  motherboardBios, processorand  motherboard
Bios, processorand motherboard
 
Cpu
CpuCpu
Cpu
 
Hardware Assisted Latency Investigations
Hardware Assisted Latency InvestigationsHardware Assisted Latency Investigations
Hardware Assisted Latency Investigations
 
Chap 3 CA.pptx
Chap 3 CA.pptxChap 3 CA.pptx
Chap 3 CA.pptx
 
SQLintersection keynote a tale of two teams
SQLintersection keynote a tale of two teamsSQLintersection keynote a tale of two teams
SQLintersection keynote a tale of two teams
 
Comp App Lect 2.pptx
Comp App Lect 2.pptxComp App Lect 2.pptx
Comp App Lect 2.pptx
 
OS - Process
OS - ProcessOS - Process
OS - Process
 
computer system structure
computer system structurecomputer system structure
computer system structure
 
Cpu organisation
Cpu organisationCpu organisation
Cpu organisation
 
cpuorganisation-140723043011-phpapp02.pdf
cpuorganisation-140723043011-phpapp02.pdfcpuorganisation-140723043011-phpapp02.pdf
cpuorganisation-140723043011-phpapp02.pdf
 

Dernier

CNv6 Instructor Chapter 6 Quality of Service
CNv6 Instructor Chapter 6 Quality of ServiceCNv6 Instructor Chapter 6 Quality of Service
CNv6 Instructor Chapter 6 Quality of Service
giselly40
 
Artificial Intelligence: Facts and Myths
Artificial Intelligence: Facts and MythsArtificial Intelligence: Facts and Myths
Artificial Intelligence: Facts and Myths
Joaquim Jorge
 

Dernier (20)

Presentation on how to chat with PDF using ChatGPT code interpreter
Presentation on how to chat with PDF using ChatGPT code interpreterPresentation on how to chat with PDF using ChatGPT code interpreter
Presentation on how to chat with PDF using ChatGPT code interpreter
 
Slack Application Development 101 Slides
Slack Application Development 101 SlidesSlack Application Development 101 Slides
Slack Application Development 101 Slides
 
How to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected WorkerHow to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected Worker
 
Workshop - Best of Both Worlds_ Combine KG and Vector search for enhanced R...
Workshop - Best of Both Worlds_ Combine  KG and Vector search for  enhanced R...Workshop - Best of Both Worlds_ Combine  KG and Vector search for  enhanced R...
Workshop - Best of Both Worlds_ Combine KG and Vector search for enhanced R...
 
Boost Fertility New Invention Ups Success Rates.pdf
Boost Fertility New Invention Ups Success Rates.pdfBoost Fertility New Invention Ups Success Rates.pdf
Boost Fertility New Invention Ups Success Rates.pdf
 
Factors to Consider When Choosing Accounts Payable Services Providers.pptx
Factors to Consider When Choosing Accounts Payable Services Providers.pptxFactors to Consider When Choosing Accounts Payable Services Providers.pptx
Factors to Consider When Choosing Accounts Payable Services Providers.pptx
 
What Are The Drone Anti-jamming Systems Technology?
What Are The Drone Anti-jamming Systems Technology?What Are The Drone Anti-jamming Systems Technology?
What Are The Drone Anti-jamming Systems Technology?
 
CNv6 Instructor Chapter 6 Quality of Service
CNv6 Instructor Chapter 6 Quality of ServiceCNv6 Instructor Chapter 6 Quality of Service
CNv6 Instructor Chapter 6 Quality of Service
 
Exploring the Future Potential of AI-Enabled Smartphone Processors
Exploring the Future Potential of AI-Enabled Smartphone ProcessorsExploring the Future Potential of AI-Enabled Smartphone Processors
Exploring the Future Potential of AI-Enabled Smartphone Processors
 
Understanding Discord NSFW Servers A Guide for Responsible Users.pdf
Understanding Discord NSFW Servers A Guide for Responsible Users.pdfUnderstanding Discord NSFW Servers A Guide for Responsible Users.pdf
Understanding Discord NSFW Servers A Guide for Responsible Users.pdf
 
Artificial Intelligence: Facts and Myths
Artificial Intelligence: Facts and MythsArtificial Intelligence: Facts and Myths
Artificial Intelligence: Facts and Myths
 
Real Time Object Detection Using Open CV
Real Time Object Detection Using Open CVReal Time Object Detection Using Open CV
Real Time Object Detection Using Open CV
 
08448380779 Call Girls In Civil Lines Women Seeking Men
08448380779 Call Girls In Civil Lines Women Seeking Men08448380779 Call Girls In Civil Lines Women Seeking Men
08448380779 Call Girls In Civil Lines Women Seeking Men
 
A Year of the Servo Reboot: Where Are We Now?
A Year of the Servo Reboot: Where Are We Now?A Year of the Servo Reboot: Where Are We Now?
A Year of the Servo Reboot: Where Are We Now?
 
Finology Group – Insurtech Innovation Award 2024
Finology Group – Insurtech Innovation Award 2024Finology Group – Insurtech Innovation Award 2024
Finology Group – Insurtech Innovation Award 2024
 
Driving Behavioral Change for Information Management through Data-Driven Gree...
Driving Behavioral Change for Information Management through Data-Driven Gree...Driving Behavioral Change for Information Management through Data-Driven Gree...
Driving Behavioral Change for Information Management through Data-Driven Gree...
 
2024: Domino Containers - The Next Step. News from the Domino Container commu...
2024: Domino Containers - The Next Step. News from the Domino Container commu...2024: Domino Containers - The Next Step. News from the Domino Container commu...
2024: Domino Containers - The Next Step. News from the Domino Container commu...
 
🐬 The future of MySQL is Postgres 🐘
🐬  The future of MySQL is Postgres   🐘🐬  The future of MySQL is Postgres   🐘
🐬 The future of MySQL is Postgres 🐘
 
04-2024-HHUG-Sales-and-Marketing-Alignment.pptx
04-2024-HHUG-Sales-and-Marketing-Alignment.pptx04-2024-HHUG-Sales-and-Marketing-Alignment.pptx
04-2024-HHUG-Sales-and-Marketing-Alignment.pptx
 
Scaling API-first – The story of a global engineering organization
Scaling API-first – The story of a global engineering organizationScaling API-first – The story of a global engineering organization
Scaling API-first – The story of a global engineering organization
 

Process & Control Hardware plus fetch-execute cycle

  • 1.
  • 2. CPU CU ALU Registers
  • 3. Controls all the operations in the CPU  Transfers data to registers  Directs data to ALU for calculation  Ensures correct paths for data transfer  Synchronisation with the system clock  Click on image to go to the Fetch- Execute Cycle
  • 4. Performs calculations  Tests logic functions  Determines relative relationships between values  Click on image to go to the Fetch- Execute Cycle
  • 5. Storage register  Stores the next instruction to be executed  Accumulator  Stores the latest results from a calculation  Address register  Stores memory address locations  Instruction register  Stores instructions to be processed  Click on image to go to the Fetch- Execute Cycle
  • 6. The system clock is an accurate, very fast  electronic timer. The faster the system clock the more  instructions per second are executed.
  • 7. Buses are pathways – separate wires / metallic strips which transport signals (data). http://www.webopedia.com/TERM/b/bus.html
  • 8. Fetch: •The instruction is fetched from memory. •Instructions are stored in registers. Decode •the opcode is decoded by the CU so the instruction can be executed. Execute •The instruction is executed, usually using the ALU. Store •The result of the instruction is stored. Note: this is a simplified explanation (what is required knowledge for the Preliminary course – see link for further detail). http://en.wikipedia.org/wiki/Instruction_cycle
  • 9. Decode: • The typical instruction is divided into two parts: the Opcode and the Operand • The opcode is the instruction. • The operand is the data on which the instruction needs to be performed. In the simplified example below: Add 10 Add would be the instruction (opcode). • 10 would be the data (operand). •
  • 10. More input / output devices  Increased processing speed  Larger memory (both primary and secondary)  which is better for working with sound and graphics