Submit Search
Upload
Sequence detector Verilog Code
•
4 likes
•
10,372 views
Bharti Airtel Ltd.
Follow
Sequence detector Verilog Code , using Behavioral modeling
Read less
Read more
Engineering
Report
Share
Report
Share
1 of 8
Download now
Download to read offline
Recommended
Verilog Tasks & Functions
Verilog Tasks & Functions
anand hd
verilog code
verilog code
Mantra VLSI
Delays in verilog
Delays in verilog
JITU MISTRY
Verilog coding of demux 8 x1
Verilog coding of demux 8 x1
Rakesh kumar jha
Arbiters
Arbiters
prasanth gavara
Switch level modeling
Switch level modeling
Devi Pradeep Podugu
4 bit uni shift reg
4 bit uni shift reg
E ER Yash nagaria
Data types in verilog
Data types in verilog
Nallapati Anindra
Recommended
Verilog Tasks & Functions
Verilog Tasks & Functions
anand hd
verilog code
verilog code
Mantra VLSI
Delays in verilog
Delays in verilog
JITU MISTRY
Verilog coding of demux 8 x1
Verilog coding of demux 8 x1
Rakesh kumar jha
Arbiters
Arbiters
prasanth gavara
Switch level modeling
Switch level modeling
Devi Pradeep Podugu
4 bit uni shift reg
4 bit uni shift reg
E ER Yash nagaria
Data types in verilog
Data types in verilog
Nallapati Anindra
Verilog tutorial
Verilog tutorial
Maryala Srinivas
Verilog presentation final
Verilog presentation final
Ankur Gupta
Introduction to System verilog
Introduction to System verilog
Pushpa Yakkala
VERILOG CODE FOR Adder
VERILOG CODE FOR Adder
Rakesh kumar jha
Verilog Tasks and functions
Verilog Tasks and functions
Vinchipsytm Vlsitraining
Verilog HDL
Verilog HDL
Mantra VLSI
Verilog hdl
Verilog hdl
Muhammad Uzair Rasheed
Dynamic logic circuits
Dynamic logic circuits
Kalyan Kumar Kalita
Clock divider by 3
Clock divider by 3
Ashok Reddy
Booth Multiplier
Booth Multiplier
Sudhir Kumar
AMBA Ahb 2.0
AMBA Ahb 2.0
Akhil Srivastava
Bidirectional Bus Modelling
Bidirectional Bus Modelling
Arrow Devices
Logic Gate
Logic Gate
Công Mai Văn
Verilog
Verilog
Mohamed Rayan
Serial Communication in 8051
Serial Communication in 8051
Sudhanshu Janwadkar
Verilog Test Bench
Verilog Test Bench
Dr.YNM
VLSI Testing Techniques
VLSI Testing Techniques
A B Shinde
Fsm sequence detector
Fsm sequence detector
lpvasam
Lect 7: Verilog Behavioral model for Absolute Beginners
Lect 7: Verilog Behavioral model for Absolute Beginners
Dr.YNM
Synchronous and asynchronous reset
Synchronous and asynchronous reset
Nallapati Anindra
Session six
Session six
Mahmoud Abdellatif
Divide by N clock
Divide by N clock
Mantra VLSI
More Related Content
What's hot
Verilog tutorial
Verilog tutorial
Maryala Srinivas
Verilog presentation final
Verilog presentation final
Ankur Gupta
Introduction to System verilog
Introduction to System verilog
Pushpa Yakkala
VERILOG CODE FOR Adder
VERILOG CODE FOR Adder
Rakesh kumar jha
Verilog Tasks and functions
Verilog Tasks and functions
Vinchipsytm Vlsitraining
Verilog HDL
Verilog HDL
Mantra VLSI
Verilog hdl
Verilog hdl
Muhammad Uzair Rasheed
Dynamic logic circuits
Dynamic logic circuits
Kalyan Kumar Kalita
Clock divider by 3
Clock divider by 3
Ashok Reddy
Booth Multiplier
Booth Multiplier
Sudhir Kumar
AMBA Ahb 2.0
AMBA Ahb 2.0
Akhil Srivastava
Bidirectional Bus Modelling
Bidirectional Bus Modelling
Arrow Devices
Logic Gate
Logic Gate
Công Mai Văn
Verilog
Verilog
Mohamed Rayan
Serial Communication in 8051
Serial Communication in 8051
Sudhanshu Janwadkar
Verilog Test Bench
Verilog Test Bench
Dr.YNM
VLSI Testing Techniques
VLSI Testing Techniques
A B Shinde
Fsm sequence detector
Fsm sequence detector
lpvasam
Lect 7: Verilog Behavioral model for Absolute Beginners
Lect 7: Verilog Behavioral model for Absolute Beginners
Dr.YNM
Synchronous and asynchronous reset
Synchronous and asynchronous reset
Nallapati Anindra
What's hot
(20)
Verilog tutorial
Verilog tutorial
Verilog presentation final
Verilog presentation final
Introduction to System verilog
Introduction to System verilog
VERILOG CODE FOR Adder
VERILOG CODE FOR Adder
Verilog Tasks and functions
Verilog Tasks and functions
Verilog HDL
Verilog HDL
Verilog hdl
Verilog hdl
Dynamic logic circuits
Dynamic logic circuits
Clock divider by 3
Clock divider by 3
Booth Multiplier
Booth Multiplier
AMBA Ahb 2.0
AMBA Ahb 2.0
Bidirectional Bus Modelling
Bidirectional Bus Modelling
Logic Gate
Logic Gate
Verilog
Verilog
Serial Communication in 8051
Serial Communication in 8051
Verilog Test Bench
Verilog Test Bench
VLSI Testing Techniques
VLSI Testing Techniques
Fsm sequence detector
Fsm sequence detector
Lect 7: Verilog Behavioral model for Absolute Beginners
Lect 7: Verilog Behavioral model for Absolute Beginners
Synchronous and asynchronous reset
Synchronous and asynchronous reset
Viewers also liked
Session six
Session six
Mahmoud Abdellatif
Divide by N clock
Divide by N clock
Mantra VLSI
Lecture 2 verilog
Lecture 2 verilog
venravi10
Verilog code
Verilog code
Vijay Kannamalla
8 Bit A L U
8 Bit A L U
stevencollins
Wallace tree multiplier
Wallace tree multiplier
Sudhir Kumar
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
Saikiran Panjala
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
Rahul Borthakur
VERILOG CODE
VERILOG CODE
Dhaval Kaneria
Introduction to satellite communication
Introduction to satellite communication
Padma Sree
Introduction state machine
Introduction state machine
Shreyans Pathak
Meley & moore
Meley & moore
Arif Siyal
Palestra cheng nutrition
Palestra cheng nutrition
fruticultura
Sweet Couples Lovely Animals Pictures
Sweet Couples Lovely Animals Pictures
Thilini
Mmac power point4-17-15 - copy
Mmac power point4-17-15 - copy
mmacusa2015
A turukott 100tk
A turukott 100tk
Katrin Kisand
GOD MAKES ALL THINGS BEAUTIFUL IN HIS TIME
GOD MAKES ALL THINGS BEAUTIFUL IN HIS TIME
Stanley Tan
Twig: Friendly Curly Braces Invade Your Templates!
Twig: Friendly Curly Braces Invade Your Templates!
Ryan Weaver
International CES 2012 番外編
International CES 2012 番外編
shugo01
G3 ppt book review_when genius failed
G3 ppt book review_when genius failed
RAJEEV RANJAN
Viewers also liked
(20)
Session six
Session six
Divide by N clock
Divide by N clock
Lecture 2 verilog
Lecture 2 verilog
Verilog code
Verilog code
8 Bit A L U
8 Bit A L U
Wallace tree multiplier
Wallace tree multiplier
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
VERILOG CODE
VERILOG CODE
Introduction to satellite communication
Introduction to satellite communication
Introduction state machine
Introduction state machine
Meley & moore
Meley & moore
Palestra cheng nutrition
Palestra cheng nutrition
Sweet Couples Lovely Animals Pictures
Sweet Couples Lovely Animals Pictures
Mmac power point4-17-15 - copy
Mmac power point4-17-15 - copy
A turukott 100tk
A turukott 100tk
GOD MAKES ALL THINGS BEAUTIFUL IN HIS TIME
GOD MAKES ALL THINGS BEAUTIFUL IN HIS TIME
Twig: Friendly Curly Braces Invade Your Templates!
Twig: Friendly Curly Braces Invade Your Templates!
International CES 2012 番外編
International CES 2012 番外編
G3 ppt book review_when genius failed
G3 ppt book review_when genius failed
Similar to Sequence detector Verilog Code
Rfid presentation in internet
Rfid presentation in internet
Ali Azarnia
unit 5 (1).pptx
unit 5 (1).pptx
HimansuShekharPradha1
Error control, parity check, check sum, vrc
Error control, parity check, check sum, vrc
Huawei Technologies
Probabilistic Power Analysis
Probabilistic Power Analysis
GargiKhanna1
LOC_LOS.pdf
LOC_LOS.pdf
MayaTarsadiaIndustri
Design limitations and its effect in the performance of ZC1-DPLL
Design limitations and its effect in the performance of ZC1-DPLL
IDES Editor
Lecture123
Lecture123
benjoshpp
Errror Detection and Correction
Errror Detection and Correction
Mahesh Kumar Attri
Lecture 5
Lecture 5
Mahesh Kumar Attri
VHDL PROGRAMS FEW EXAMPLES
VHDL PROGRAMS FEW EXAMPLES
karthik kadava
Lecture 20
Lecture 20
Sehrish Rafiq
ATPG of reversible circuits
ATPG of reversible circuits
Rahul Krishnamurthy
vhdll.docx
vhdll.docx
NguynTinDng35
digital system design using verilog Module 5 ppt.pptx
digital system design using verilog Module 5 ppt.pptx
ssuser6d9a04
DES Simplified
DES Simplified
Shiraz316
334 recitation3-sdes
334 recitation3-sdes
Benny SmKr
DSP Lab Manual (10ECL57) - VTU Syllabus (KSSEM)
DSP Lab Manual (10ECL57) - VTU Syllabus (KSSEM)
Ravikiran A
logic project report with coversheet
logic project report with coversheet
Bruno Diaz
3CA949D5-0399-46AE-8A97-F01C8599B2DA.pdf
3CA949D5-0399-46AE-8A97-F01C8599B2DA.pdf
SantoshDeshmukh36
Chapter 5.3
Chapter 5.3
sotlsoc
Similar to Sequence detector Verilog Code
(20)
Rfid presentation in internet
Rfid presentation in internet
unit 5 (1).pptx
unit 5 (1).pptx
Error control, parity check, check sum, vrc
Error control, parity check, check sum, vrc
Probabilistic Power Analysis
Probabilistic Power Analysis
LOC_LOS.pdf
LOC_LOS.pdf
Design limitations and its effect in the performance of ZC1-DPLL
Design limitations and its effect in the performance of ZC1-DPLL
Lecture123
Lecture123
Errror Detection and Correction
Errror Detection and Correction
Lecture 5
Lecture 5
VHDL PROGRAMS FEW EXAMPLES
VHDL PROGRAMS FEW EXAMPLES
Lecture 20
Lecture 20
ATPG of reversible circuits
ATPG of reversible circuits
vhdll.docx
vhdll.docx
digital system design using verilog Module 5 ppt.pptx
digital system design using verilog Module 5 ppt.pptx
DES Simplified
DES Simplified
334 recitation3-sdes
334 recitation3-sdes
DSP Lab Manual (10ECL57) - VTU Syllabus (KSSEM)
DSP Lab Manual (10ECL57) - VTU Syllabus (KSSEM)
logic project report with coversheet
logic project report with coversheet
3CA949D5-0399-46AE-8A97-F01C8599B2DA.pdf
3CA949D5-0399-46AE-8A97-F01C8599B2DA.pdf
Chapter 5.3
Chapter 5.3
More from Bharti Airtel Ltd.
Resume Shyamveer
Resume Shyamveer
Bharti Airtel Ltd.
BHEL Final Report
BHEL Final Report
Bharti Airtel Ltd.
BHEL PPT
BHEL PPT
Bharti Airtel Ltd.
Amplitude modulated-systmes
Amplitude modulated-systmes
Bharti Airtel Ltd.
Amplitude modulated-systems
Amplitude modulated-systems
Bharti Airtel Ltd.
Mcq5 ac-fet-amplifiers
Mcq5 ac-fet-amplifiers
Bharti Airtel Ltd.
Mcq6 ac-mosfet-amplifier
Mcq6 ac-mosfet-amplifier
Bharti Airtel Ltd.
C bjt-biasing-and-stabilization
C bjt-biasing-and-stabilization
Bharti Airtel Ltd.
Mcq6 ac-mosfet-amplifier
Mcq6 ac-mosfet-amplifier
Bharti Airtel Ltd.
Mcq4 ac-operational-amplifiers
Mcq4 ac-operational-amplifiers
Bharti Airtel Ltd.
Logic gates-notesdc-iii
Logic gates-notesdc-iii
Bharti Airtel Ltd.
C bjt-biasing-and-stabilization
C bjt-biasing-and-stabilization
Bharti Airtel Ltd.
B bjt-characteristics
B bjt-characteristics
Bharti Airtel Ltd.
A bjt-operating-modes-configurations
A bjt-operating-modes-configurations
Bharti Airtel Ltd.
Resume shyam final
Resume shyam final
Bharti Airtel Ltd.
Noise detection from the signal matlab code, Signal Diagnosis
Noise detection from the signal matlab code, Signal Diagnosis
Bharti Airtel Ltd.
Divine inspiration
Divine inspiration
Bharti Airtel Ltd.
To designing counters using verilog code
To designing counters using verilog code
Bharti Airtel Ltd.
Verilog VHDL code Multiplexer and De Multiplexer
Verilog VHDL code Multiplexer and De Multiplexer
Bharti Airtel Ltd.
Verilog VHDL code Decoder and Encoder
Verilog VHDL code Decoder and Encoder
Bharti Airtel Ltd.
More from Bharti Airtel Ltd.
(20)
Resume Shyamveer
Resume Shyamveer
BHEL Final Report
BHEL Final Report
BHEL PPT
BHEL PPT
Amplitude modulated-systmes
Amplitude modulated-systmes
Amplitude modulated-systems
Amplitude modulated-systems
Mcq5 ac-fet-amplifiers
Mcq5 ac-fet-amplifiers
Mcq6 ac-mosfet-amplifier
Mcq6 ac-mosfet-amplifier
C bjt-biasing-and-stabilization
C bjt-biasing-and-stabilization
Mcq6 ac-mosfet-amplifier
Mcq6 ac-mosfet-amplifier
Mcq4 ac-operational-amplifiers
Mcq4 ac-operational-amplifiers
Logic gates-notesdc-iii
Logic gates-notesdc-iii
C bjt-biasing-and-stabilization
C bjt-biasing-and-stabilization
B bjt-characteristics
B bjt-characteristics
A bjt-operating-modes-configurations
A bjt-operating-modes-configurations
Resume shyam final
Resume shyam final
Noise detection from the signal matlab code, Signal Diagnosis
Noise detection from the signal matlab code, Signal Diagnosis
Divine inspiration
Divine inspiration
To designing counters using verilog code
To designing counters using verilog code
Verilog VHDL code Multiplexer and De Multiplexer
Verilog VHDL code Multiplexer and De Multiplexer
Verilog VHDL code Decoder and Encoder
Verilog VHDL code Decoder and Encoder
Recently uploaded
UNIT-III FMM. DIMENSIONAL ANALYSIS
UNIT-III FMM. DIMENSIONAL ANALYSIS
rknatarajan
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Christo Ananth
UNIT - IV - Air Compressors and its Performance
UNIT - IV - Air Compressors and its Performance
sivaprakash250
(SHREYA) Chakan Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Esc...
(SHREYA) Chakan Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Esc...
ranjana rawat
Introduction to IEEE STANDARDS and its different types.pptx
Introduction to IEEE STANDARDS and its different types.pptx
upamatechverse
(RIA) Call Girls Bhosari ( 7001035870 ) HI-Fi Pune Escorts Service
(RIA) Call Girls Bhosari ( 7001035870 ) HI-Fi Pune Escorts Service
ranjana rawat
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
Call Girls in Nagpur High Profile
UNIT-V FMM.HYDRAULIC TURBINE - Construction and working
UNIT-V FMM.HYDRAULIC TURBINE - Construction and working
rknatarajan
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
Dr.Costas Sachpazis
The Most Attractive Pune Call Girls Budhwar Peth 8250192130 Will You Miss Thi...
The Most Attractive Pune Call Girls Budhwar Peth 8250192130 Will You Miss Thi...
ranjana rawat
VIP Call Girls Service Kondapur Hyderabad Call +91-8250192130
VIP Call Girls Service Kondapur Hyderabad Call +91-8250192130
Suhani Kapoor
Introduction and different types of Ethernet.pptx
Introduction and different types of Ethernet.pptx
upamatechverse
High Profile Call Girls Nagpur Meera Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Meera Call 7001035870 Meet With Nagpur Escorts
Call Girls in Nagpur High Profile
Call Girls in Nagpur Suman Call 7001035870 Meet With Nagpur Escorts
Call Girls in Nagpur Suman Call 7001035870 Meet With Nagpur Escorts
Call Girls in Nagpur High Profile
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
KurinjimalarL3
★ CALL US 9953330565 ( HOT Young Call Girls In Badarpur delhi NCR
★ CALL US 9953330565 ( HOT Young Call Girls In Badarpur delhi NCR
9953056974 Low Rate Call Girls In Saket, Delhi NCR
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...
Christo Ananth
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
Suhani Kapoor
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
ranjana rawat
(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
ranjana rawat
Recently uploaded
(20)
UNIT-III FMM. DIMENSIONAL ANALYSIS
UNIT-III FMM. DIMENSIONAL ANALYSIS
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
UNIT - IV - Air Compressors and its Performance
UNIT - IV - Air Compressors and its Performance
(SHREYA) Chakan Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Esc...
(SHREYA) Chakan Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Esc...
Introduction to IEEE STANDARDS and its different types.pptx
Introduction to IEEE STANDARDS and its different types.pptx
(RIA) Call Girls Bhosari ( 7001035870 ) HI-Fi Pune Escorts Service
(RIA) Call Girls Bhosari ( 7001035870 ) HI-Fi Pune Escorts Service
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
UNIT-V FMM.HYDRAULIC TURBINE - Construction and working
UNIT-V FMM.HYDRAULIC TURBINE - Construction and working
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
The Most Attractive Pune Call Girls Budhwar Peth 8250192130 Will You Miss Thi...
The Most Attractive Pune Call Girls Budhwar Peth 8250192130 Will You Miss Thi...
VIP Call Girls Service Kondapur Hyderabad Call +91-8250192130
VIP Call Girls Service Kondapur Hyderabad Call +91-8250192130
Introduction and different types of Ethernet.pptx
Introduction and different types of Ethernet.pptx
High Profile Call Girls Nagpur Meera Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Meera Call 7001035870 Meet With Nagpur Escorts
Call Girls in Nagpur Suman Call 7001035870 Meet With Nagpur Escorts
Call Girls in Nagpur Suman Call 7001035870 Meet With Nagpur Escorts
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
★ CALL US 9953330565 ( HOT Young Call Girls In Badarpur delhi NCR
★ CALL US 9953330565 ( HOT Young Call Girls In Badarpur delhi NCR
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
Sequence detector Verilog Code
1.
Experiment No: 10 Name: Shyamveer Singh Regno: 11205816 Roll No:B54 Aim: To implement the sequence detector using behavioral modeling. Theory: A sequence detector accepts as input a string of bits: either 0 or 1. Its output goes to 1 when a target sequence has been detected. There are two basic types: overlap and nonoverlap. In an sequence detector that allows overlap, the final bits of one sequence can be the start of another sequence. Our example will be a 11011 sequence detector. It raises an output of 1 when the last 5 binary bits received are 11011. At this point, a detector with overlap will allow the last two 1 bits to serve at the first of a next sequence. By example we show the difference between the two detectors. Suppose an input string 11011011011. Sequence detector state transition diagram: For 1011 module seqdetector(clk,reset,inp,state,z); input clk,reset,inp; output reg [2:0]state; output reg z; parameter s0=2'b00, s1=2'b01, s2=2'b10, s3=2'b11; always@(clk or reset)
2.
if (reset) begin state<=s0; end else case(state) s0:begin if(inp) begin state<=s1; z<=0; end else begin state<=s0; z<=0; end end s1: begin if(inp) begin state<=s2; z<=0; end else begin state<=s0; z<=0; end end s2:begin if(inp) begin state<=s3; z<=0; end else begin state<=s1; z<=0; end end s3:begin if(inp) begin state<=s0; z<=0; end else begin
3.
state<=s1; z<=1; end end endcase endmodule
4.
5.
module seqdetecteor(clk,reset,i,state,z); input clk,reset,i; output state,z; reg state,z; parameter s0=0,s1=1,s2=2,s3=3; always@(posedge clk or posedge reset) if(reset) begin state<=s0; end else case(state) s0:begin if(i) begin state<=s0;
6.
z<=0; end else begin state<=s1; z<=0; end end s1:begin if(i) begin state<=s2; z<=0; end else begin state<=s1; z<=0; end end s2:begin if(i) begin state<=s3; z<=0; end else begin state<=s1; z<=0; end end s3:begin if(i) begin state<=s0; z<=1; end else begin state<=s1;
7.
z<=0; end end endcase endmodule Learning Outcome: After performing this experiment we learn how to detect a particular sequence step wise , we also learn the various commands of Xilines software.
8.
Download now