SlideShare a Scribd company logo
1 of 7
Version 1

Individual Report – Project Two
Note: your report should be supported with appropriate references using Coventry University Harvard Reference Style.

Logic Circuit Design : Task 1
Results and Evidence:

A
0
0
1
1

B
0
1
0
1

C
0
0
0
1

S
0
1
1
0

Adder circuit is a combinational digital circuit that is used for adding two numbers.
This is a half adder circuit, this circuit is capable of performing simple addition
using logic gates
The circuit was easy to make, but I had little problem getting use to the software.

@Coventry University

Page 1
Version 1

Logic Circuit Design : Task 2
Results and Evidence:

A
0
0
0
0
1
1
1
1

B
0
0
1
1
0
0
1
1

C
0
1
0
1
0
1
0
1

S
0
1
1
0
1
0
0
1

C
0
0
0
1
0
1
1
1

This is a full adder circuit and its different from a half adder because it has three
inputs and two outputs
The first two inputs are A and B and the third input is an input carry designated as
CIN. When full adder logic is designed we will be able to string eight of them
together to create a byte-wide adder and cascade the carry bit from one adder to the
next.
After getting use to the software I was able to create the full adder circuit without
any problem or difficulty.

@Coventry University

Page 2
Version 1

Logic Circuit Design : Task 3
Results and Evidence:

A
0
0
1
1

B
0
1
0
1

RED
1
0
0
1

YELLOW
0
0
1
1

GREEN
0
1
0
0

Designing a traffic light controller that uses logic gates that takes 2 Boolean inputs
A and B and outputs on three channels R, Y, G was not easy to build, due to my lack
of experience in electrical engineering. Had problems with selecting a logic gates so
I had to go read more about different logic gates and their functions.
After that I was able to build the circuit without any difficulty and I was also able to
make it work.

@Coventry University

Page 3
Logic Circuit Design : Task 4
Version 1

Results and Evidence:

X
A
0
0
1
1

B
0
1
0
1

RED
1
0
0
1

YELLOW
0
0
1
1

GREEN
1
0
0
0

B
0
1
0
1

RED
0
1
1
0

YELLOW
0
0
1
1

GREEN
1
0
0
0

Y
A
0
0
1
1

XY
X
Red
Red/Yellow
Green
Yellow

Z
Green
Yellow
Red
Red/Yellow

Designing this was really easy because I have been able to design a single traffic
light so all I had to do was add another traffic light to the one already built and also
add a NOR and XOR gate.
I was really impressed by the circuit diagram because I was able to control two
traffic light using input A and B.

@Coventry University

Page 4
Version 1

Logic Circuit Design : Task 5

CISC (complex instruction set computers) AND RISC (reduced instruction set computing) are
two types of ways to improve the design of central processing unit (CPU) of computers
which improve the speed and performance.
CISC (complex instruction set computers): this are computers designed with a full set of
computer instructions that were intended to provide needed capabilities in the most effective
way.
The main object of the CISC is to make task easy to complete and easy, this is why the CISC
uses complex and large instructions and also complex way of designing CPU because it
helps increase the performance of the CPU. The CISC uses hardware which is very capable
of executing and understanding series of operation to perform task. The CISC is built in with
an instruction which is specific to carry out complex task, this instruction is called MULT.
For example, when carrying out a multiplication of two numbers, the MULT instruction put
the two values that are being multiply together into separate registers and then multiplies the
operands in the execution unit, and then stores the product in the appropriate register.
The MULT instruction is the instruction that makes CISC complex because it operates
directly on the computer’s memory without the use of any instruction from a programmer
regarding loading or storing functions. The MULT instruction reconstructs a command in a
standard language.
RISC (reduced instruction set computing): is microprocessor that is designed to perform a
smaller number of types of computer instructions so that it can oprate at higher speed.
Unlike the CISC, RISC uses simple instructions that can be breakdown. The RISC helps
improve performance of a processor in a simple way without the use of complicated
instructions.
The RISC processor is much more cheaper than the CISC processor because the building
process requires less transistors which makes the chips for the RISC is cheaper to produce
compare to the CISC processor which has complicated instructions and requires bigger and
expensive chips to run complicated instructions.
The RISC processor also has less instruction which is not as complicated as the CISC
processor. The reduction of the instruction improved the speed of the processor which
enables the processor to execute instructions more quickly. The RISC processor is also
cheaper and has greater emphasis on the efficient writing of software with the instructions
that are available.
However, because the RISC only use simple instructions, this means that the instructions
can be executed within clock cycle. Also because the RISC has less software support, this
created lots of setback for them.
Many commercial companies are unwilling to take the risk of using the RISC because for the
new processor it was and also because the recognition in the market was low so they.
In conclusion, I think both processors have their own avenges and disadvantages and at the
end of the day they both do the job we require them to do, but personally I would prefer to
use RISC because it simpler and much faster than CISC and its more reliable.

@Coventry University

Page 5
Version 1

References
Websites:
Date visited: 6/12/2013
< http://www.eastaughs.fsnet.co.uk/cpu/further-ciscrisc.htm >
Date visited: 04/12/2013
< http://www-cs-faculty.stanford.edu/~eroberts/courses/soco/projects/risc/risccisc/ >

@Coventry University

Page 6
Version 1

References
Websites:
Date visited: 6/12/2013
< http://www.eastaughs.fsnet.co.uk/cpu/further-ciscrisc.htm >
Date visited: 04/12/2013
< http://www-cs-faculty.stanford.edu/~eroberts/courses/soco/projects/risc/risccisc/ >

@Coventry University

Page 6

More Related Content

What's hot

Digital Electronics & Computer Oraganisation
Digital Electronics & Computer OraganisationDigital Electronics & Computer Oraganisation
Digital Electronics & Computer Oraganisationamitymbaassignment
 
Introduction to VLSI
Introduction to VLSI Introduction to VLSI
Introduction to VLSI illpa
 
RISC Vs CISC, Harvard v/s Van Neumann
RISC Vs CISC, Harvard v/s Van NeumannRISC Vs CISC, Harvard v/s Van Neumann
RISC Vs CISC, Harvard v/s Van NeumannRavikumar Tiwari
 
Design of a high speed low power Brent Kung Adder in 45nM CMOS
Design of a high speed low power Brent Kung Adder in 45nM CMOSDesign of a high speed low power Brent Kung Adder in 45nM CMOS
Design of a high speed low power Brent Kung Adder in 45nM CMOSNirav Desai
 
Comparison between RISC architectures: MIPS, ARM and SPARC
Comparison between RISC architectures: MIPS, ARM and SPARCComparison between RISC architectures: MIPS, ARM and SPARC
Comparison between RISC architectures: MIPS, ARM and SPARCApurv Nerlekar
 
Comparative Study of RISC AND CISC Architectures
Comparative Study of RISC AND CISC ArchitecturesComparative Study of RISC AND CISC Architectures
Comparative Study of RISC AND CISC ArchitecturesEditor IJCATR
 
CAD: Layout Extraction
CAD: Layout ExtractionCAD: Layout Extraction
CAD: Layout ExtractionTeam-VLSI-ITMU
 
Reduced instruction set computers
Reduced instruction set computersReduced instruction set computers
Reduced instruction set computersSanjivani Sontakke
 
Vlsi Summer training report pdf
Vlsi Summer training report pdfVlsi Summer training report pdf
Vlsi Summer training report pdfGirjeshVerma2
 
Risc and cisc eugene clewlow
Risc and cisc   eugene clewlowRisc and cisc   eugene clewlow
Risc and cisc eugene clewlowChaudhary Manzoor
 
Digital VLSI Design : Combinational Circuit
Digital VLSI Design : Combinational CircuitDigital VLSI Design : Combinational Circuit
Digital VLSI Design : Combinational CircuitUsha Mehta
 
CISC vs RISC Processor Architecture
CISC vs RISC Processor ArchitectureCISC vs RISC Processor Architecture
CISC vs RISC Processor ArchitectureKaushik Patra
 

What's hot (20)

Ramya Project
Ramya ProjectRamya Project
Ramya Project
 
Lecture VLSI
Lecture VLSILecture VLSI
Lecture VLSI
 
Vector computing
Vector computingVector computing
Vector computing
 
Digital Electronics & Computer Oraganisation
Digital Electronics & Computer OraganisationDigital Electronics & Computer Oraganisation
Digital Electronics & Computer Oraganisation
 
Introduction to VLSI
Introduction to VLSI Introduction to VLSI
Introduction to VLSI
 
RISC Vs CISC, Harvard v/s Van Neumann
RISC Vs CISC, Harvard v/s Van NeumannRISC Vs CISC, Harvard v/s Van Neumann
RISC Vs CISC, Harvard v/s Van Neumann
 
Design of a high speed low power Brent Kung Adder in 45nM CMOS
Design of a high speed low power Brent Kung Adder in 45nM CMOSDesign of a high speed low power Brent Kung Adder in 45nM CMOS
Design of a high speed low power Brent Kung Adder in 45nM CMOS
 
Comparison between RISC architectures: MIPS, ARM and SPARC
Comparison between RISC architectures: MIPS, ARM and SPARCComparison between RISC architectures: MIPS, ARM and SPARC
Comparison between RISC architectures: MIPS, ARM and SPARC
 
Gagan_Resume
Gagan_ResumeGagan_Resume
Gagan_Resume
 
Comparative Study of RISC AND CISC Architectures
Comparative Study of RISC AND CISC ArchitecturesComparative Study of RISC AND CISC Architectures
Comparative Study of RISC AND CISC Architectures
 
CAD: Layout Extraction
CAD: Layout ExtractionCAD: Layout Extraction
CAD: Layout Extraction
 
Reduced instruction set computers
Reduced instruction set computersReduced instruction set computers
Reduced instruction set computers
 
Vlsi Summer training report pdf
Vlsi Summer training report pdfVlsi Summer training report pdf
Vlsi Summer training report pdf
 
Risc and cisc eugene clewlow
Risc and cisc   eugene clewlowRisc and cisc   eugene clewlow
Risc and cisc eugene clewlow
 
Digital VLSI Design : Combinational Circuit
Digital VLSI Design : Combinational CircuitDigital VLSI Design : Combinational Circuit
Digital VLSI Design : Combinational Circuit
 
CISC vs RISC Processor Architecture
CISC vs RISC Processor ArchitectureCISC vs RISC Processor Architecture
CISC vs RISC Processor Architecture
 
Basics of vlsi
Basics of vlsiBasics of vlsi
Basics of vlsi
 
Tibor
TiborTibor
Tibor
 
Vlsi design-styles
Vlsi design-stylesVlsi design-styles
Vlsi design-styles
 
Study of vlsi design methodologies and limitations using cad tools for cmos t...
Study of vlsi design methodologies and limitations using cad tools for cmos t...Study of vlsi design methodologies and limitations using cad tools for cmos t...
Study of vlsi design methodologies and limitations using cad tools for cmos t...
 

Viewers also liked

Computer science
Computer scienceComputer science
Computer scienceWeb2Present
 
Computer science.
Computer science.Computer science.
Computer science.LiJingren
 
2.0 Introduction to Computer Science and Programming
2.0 Introduction to Computer Science and Programming2.0 Introduction to Computer Science and Programming
2.0 Introduction to Computer Science and ProgrammingAbdelrahman Hosny
 
Introduction to computer science
Introduction to computer scienceIntroduction to computer science
Introduction to computer sciencederekoei
 
Introd to CS. Presentation
Introd to CS. PresentationIntrod to CS. Presentation
Introd to CS. PresentationMiguel Rebollo
 
Introduction to Computer Science
Introduction to Computer ScienceIntroduction to Computer Science
Introduction to Computer ScienceKalpit Jain
 
Basics of computer science
Basics of computer scienceBasics of computer science
Basics of computer sciencePaul Schmidt
 
Computational linguistics
Computational linguisticsComputational linguistics
Computational linguisticsVahid Saffarian
 
A Brief Introduction of Morphology
 A Brief Introduction of Morphology A Brief Introduction of Morphology
A Brief Introduction of Morphologyamna-shahid
 

Viewers also liked (13)

Computer science
Computer scienceComputer science
Computer science
 
Said cv
Said cvSaid cv
Said cv
 
Computer science.
Computer science.Computer science.
Computer science.
 
WHAT IS COMPUTER SCIENCE?
WHAT IS COMPUTER SCIENCE?WHAT IS COMPUTER SCIENCE?
WHAT IS COMPUTER SCIENCE?
 
Computer science
Computer scienceComputer science
Computer science
 
2.0 Introduction to Computer Science and Programming
2.0 Introduction to Computer Science and Programming2.0 Introduction to Computer Science and Programming
2.0 Introduction to Computer Science and Programming
 
Introduction to computer science
Introduction to computer scienceIntroduction to computer science
Introduction to computer science
 
Introd to CS. Presentation
Introd to CS. PresentationIntrod to CS. Presentation
Introd to CS. Presentation
 
Introduction to Computer Science
Introduction to Computer ScienceIntroduction to Computer Science
Introduction to Computer Science
 
Basics of computer science
Basics of computer scienceBasics of computer science
Basics of computer science
 
Computational linguistics
Computational linguisticsComputational linguistics
Computational linguistics
 
A Brief Introduction of Morphology
 A Brief Introduction of Morphology A Brief Introduction of Morphology
A Brief Introduction of Morphology
 
Computer languages 11
Computer languages 11Computer languages 11
Computer languages 11
 

Similar to circuit diagram

A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORS
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORSA REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORS
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORSIRJET Journal
 
Design_amp_analysis_of_16_bit_RISC_processor_using_low_power_pipelining.pdf
Design_amp_analysis_of_16_bit_RISC_processor_using_low_power_pipelining.pdfDesign_amp_analysis_of_16_bit_RISC_processor_using_low_power_pipelining.pdf
Design_amp_analysis_of_16_bit_RISC_processor_using_low_power_pipelining.pdfssuser1e1bab
 
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdfCS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdfAsst.prof M.Gokilavani
 
Microcontroller pic 16f877 architecture and basics
Microcontroller pic 16f877 architecture and basicsMicrocontroller pic 16f877 architecture and basics
Microcontroller pic 16f877 architecture and basicsNilesh Bhaskarrao Bahadure
 
Risc and cisc casestudy
Risc and cisc casestudyRisc and cisc casestudy
Risc and cisc casestudyjvs71294
 
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design System
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design SystemIC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design System
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design SystemIOSRJVSP
 
Question 1. please describe an embedded system in less than 100 word.pdf
Question 1. please describe an embedded system in less than 100 word.pdfQuestion 1. please describe an embedded system in less than 100 word.pdf
Question 1. please describe an embedded system in less than 100 word.pdfarmcomputers
 
Central processing unit
Central processing unitCentral processing unit
Central processing unitKamal Acharya
 
Computer architecture
Computer architectureComputer architecture
Computer architectureAbash shah
 
Microprocessor and Microcontroller Based Systems.ppt
Microprocessor and Microcontroller Based Systems.pptMicroprocessor and Microcontroller Based Systems.ppt
Microprocessor and Microcontroller Based Systems.pptTALHARIAZ46
 
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...IJERD Editor
 
Digital VLSI Design and FPGA Implementation
Digital VLSI Design and FPGA ImplementationDigital VLSI Design and FPGA Implementation
Digital VLSI Design and FPGA ImplementationAmber Bhaumik
 
The Remote IO Port Expansion System Based on I2C Bus
 The Remote IO Port Expansion System Based on I2C Bus The Remote IO Port Expansion System Based on I2C Bus
The Remote IO Port Expansion System Based on I2C BusKyle Zheng
 
IRJET- A Review: To Design Efficient 32 Bits Carry Select Adder by using ...
IRJET-  	  A Review: To Design Efficient 32 Bits Carry Select Adder by using ...IRJET-  	  A Review: To Design Efficient 32 Bits Carry Select Adder by using ...
IRJET- A Review: To Design Efficient 32 Bits Carry Select Adder by using ...IRJET Journal
 
Implementation of 32 Bit RISC Processor using Reversible Gates
Implementation of 32 Bit RISC Processor using Reversible GatesImplementation of 32 Bit RISC Processor using Reversible Gates
Implementation of 32 Bit RISC Processor using Reversible Gatesijtsrd
 

Similar to circuit diagram (20)

Hg3612911294
Hg3612911294Hg3612911294
Hg3612911294
 
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORS
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORSA REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORS
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORS
 
Gourp 12 Report.pptx
Gourp 12 Report.pptxGourp 12 Report.pptx
Gourp 12 Report.pptx
 
Design_amp_analysis_of_16_bit_RISC_processor_using_low_power_pipelining.pdf
Design_amp_analysis_of_16_bit_RISC_processor_using_low_power_pipelining.pdfDesign_amp_analysis_of_16_bit_RISC_processor_using_low_power_pipelining.pdf
Design_amp_analysis_of_16_bit_RISC_processor_using_low_power_pipelining.pdf
 
CISC & RISC Architecture
CISC & RISC Architecture CISC & RISC Architecture
CISC & RISC Architecture
 
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdfCS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
 
Microcontroller pic 16f877 architecture and basics
Microcontroller pic 16f877 architecture and basicsMicrocontroller pic 16f877 architecture and basics
Microcontroller pic 16f877 architecture and basics
 
Risc and cisc casestudy
Risc and cisc casestudyRisc and cisc casestudy
Risc and cisc casestudy
 
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design System
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design SystemIC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design System
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design System
 
Question 1. please describe an embedded system in less than 100 word.pdf
Question 1. please describe an embedded system in less than 100 word.pdfQuestion 1. please describe an embedded system in less than 100 word.pdf
Question 1. please describe an embedded system in less than 100 word.pdf
 
IJCRT2006062.pdf
IJCRT2006062.pdfIJCRT2006062.pdf
IJCRT2006062.pdf
 
Central processing unit
Central processing unitCentral processing unit
Central processing unit
 
Computer architecture
Computer architectureComputer architecture
Computer architecture
 
Microprocessor and Microcontroller Based Systems.ppt
Microprocessor and Microcontroller Based Systems.pptMicroprocessor and Microcontroller Based Systems.ppt
Microprocessor and Microcontroller Based Systems.ppt
 
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
 
VLSI GDI Technology
VLSI GDI TechnologyVLSI GDI Technology
VLSI GDI Technology
 
Digital VLSI Design and FPGA Implementation
Digital VLSI Design and FPGA ImplementationDigital VLSI Design and FPGA Implementation
Digital VLSI Design and FPGA Implementation
 
The Remote IO Port Expansion System Based on I2C Bus
 The Remote IO Port Expansion System Based on I2C Bus The Remote IO Port Expansion System Based on I2C Bus
The Remote IO Port Expansion System Based on I2C Bus
 
IRJET- A Review: To Design Efficient 32 Bits Carry Select Adder by using ...
IRJET-  	  A Review: To Design Efficient 32 Bits Carry Select Adder by using ...IRJET-  	  A Review: To Design Efficient 32 Bits Carry Select Adder by using ...
IRJET- A Review: To Design Efficient 32 Bits Carry Select Adder by using ...
 
Implementation of 32 Bit RISC Processor using Reversible Gates
Implementation of 32 Bit RISC Processor using Reversible GatesImplementation of 32 Bit RISC Processor using Reversible Gates
Implementation of 32 Bit RISC Processor using Reversible Gates
 

Recently uploaded

ComPTIA Overview | Comptia Security+ Book SY0-701
ComPTIA Overview | Comptia Security+ Book SY0-701ComPTIA Overview | Comptia Security+ Book SY0-701
ComPTIA Overview | Comptia Security+ Book SY0-701bronxfugly43
 
Application orientated numerical on hev.ppt
Application orientated numerical on hev.pptApplication orientated numerical on hev.ppt
Application orientated numerical on hev.pptRamjanShidvankar
 
Accessible Digital Futures project (20/03/2024)
Accessible Digital Futures project (20/03/2024)Accessible Digital Futures project (20/03/2024)
Accessible Digital Futures project (20/03/2024)Jisc
 
1029 - Danh muc Sach Giao Khoa 10 . pdf
1029 -  Danh muc Sach Giao Khoa 10 . pdf1029 -  Danh muc Sach Giao Khoa 10 . pdf
1029 - Danh muc Sach Giao Khoa 10 . pdfQucHHunhnh
 
Spellings Wk 3 English CAPS CARES Please Practise
Spellings Wk 3 English CAPS CARES Please PractiseSpellings Wk 3 English CAPS CARES Please Practise
Spellings Wk 3 English CAPS CARES Please PractiseAnaAcapella
 
Food safety_Challenges food safety laboratories_.pdf
Food safety_Challenges food safety laboratories_.pdfFood safety_Challenges food safety laboratories_.pdf
Food safety_Challenges food safety laboratories_.pdfSherif Taha
 
Basic Civil Engineering first year Notes- Chapter 4 Building.pptx
Basic Civil Engineering first year Notes- Chapter 4 Building.pptxBasic Civil Engineering first year Notes- Chapter 4 Building.pptx
Basic Civil Engineering first year Notes- Chapter 4 Building.pptxDenish Jangid
 
Mixin Classes in Odoo 17 How to Extend Models Using Mixin Classes
Mixin Classes in Odoo 17  How to Extend Models Using Mixin ClassesMixin Classes in Odoo 17  How to Extend Models Using Mixin Classes
Mixin Classes in Odoo 17 How to Extend Models Using Mixin ClassesCeline George
 
1029-Danh muc Sach Giao Khoa khoi 6.pdf
1029-Danh muc Sach Giao Khoa khoi  6.pdf1029-Danh muc Sach Giao Khoa khoi  6.pdf
1029-Danh muc Sach Giao Khoa khoi 6.pdfQucHHunhnh
 
Holdier Curriculum Vitae (April 2024).pdf
Holdier Curriculum Vitae (April 2024).pdfHoldier Curriculum Vitae (April 2024).pdf
Holdier Curriculum Vitae (April 2024).pdfagholdier
 
On National Teacher Day, meet the 2024-25 Kenan Fellows
On National Teacher Day, meet the 2024-25 Kenan FellowsOn National Teacher Day, meet the 2024-25 Kenan Fellows
On National Teacher Day, meet the 2024-25 Kenan FellowsMebane Rash
 
Dyslexia AI Workshop for Slideshare.pptx
Dyslexia AI Workshop for Slideshare.pptxDyslexia AI Workshop for Slideshare.pptx
Dyslexia AI Workshop for Slideshare.pptxcallscotland1987
 
Towards a code of practice for AI in AT.pptx
Towards a code of practice for AI in AT.pptxTowards a code of practice for AI in AT.pptx
Towards a code of practice for AI in AT.pptxJisc
 
Unit-IV- Pharma. Marketing Channels.pptx
Unit-IV- Pharma. Marketing Channels.pptxUnit-IV- Pharma. Marketing Channels.pptx
Unit-IV- Pharma. Marketing Channels.pptxVishalSingh1417
 
Salient Features of India constitution especially power and functions
Salient Features of India constitution especially power and functionsSalient Features of India constitution especially power and functions
Salient Features of India constitution especially power and functionsKarakKing
 
The basics of sentences session 3pptx.pptx
The basics of sentences session 3pptx.pptxThe basics of sentences session 3pptx.pptx
The basics of sentences session 3pptx.pptxheathfieldcps1
 
Sociology 101 Demonstration of Learning Exhibit
Sociology 101 Demonstration of Learning ExhibitSociology 101 Demonstration of Learning Exhibit
Sociology 101 Demonstration of Learning Exhibitjbellavia9
 
Kodo Millet PPT made by Ghanshyam bairwa college of Agriculture kumher bhara...
Kodo Millet  PPT made by Ghanshyam bairwa college of Agriculture kumher bhara...Kodo Millet  PPT made by Ghanshyam bairwa college of Agriculture kumher bhara...
Kodo Millet PPT made by Ghanshyam bairwa college of Agriculture kumher bhara...pradhanghanshyam7136
 
Activity 01 - Artificial Culture (1).pdf
Activity 01 - Artificial Culture (1).pdfActivity 01 - Artificial Culture (1).pdf
Activity 01 - Artificial Culture (1).pdfciinovamais
 
Micro-Scholarship, What it is, How can it help me.pdf
Micro-Scholarship, What it is, How can it help me.pdfMicro-Scholarship, What it is, How can it help me.pdf
Micro-Scholarship, What it is, How can it help me.pdfPoh-Sun Goh
 

Recently uploaded (20)

ComPTIA Overview | Comptia Security+ Book SY0-701
ComPTIA Overview | Comptia Security+ Book SY0-701ComPTIA Overview | Comptia Security+ Book SY0-701
ComPTIA Overview | Comptia Security+ Book SY0-701
 
Application orientated numerical on hev.ppt
Application orientated numerical on hev.pptApplication orientated numerical on hev.ppt
Application orientated numerical on hev.ppt
 
Accessible Digital Futures project (20/03/2024)
Accessible Digital Futures project (20/03/2024)Accessible Digital Futures project (20/03/2024)
Accessible Digital Futures project (20/03/2024)
 
1029 - Danh muc Sach Giao Khoa 10 . pdf
1029 -  Danh muc Sach Giao Khoa 10 . pdf1029 -  Danh muc Sach Giao Khoa 10 . pdf
1029 - Danh muc Sach Giao Khoa 10 . pdf
 
Spellings Wk 3 English CAPS CARES Please Practise
Spellings Wk 3 English CAPS CARES Please PractiseSpellings Wk 3 English CAPS CARES Please Practise
Spellings Wk 3 English CAPS CARES Please Practise
 
Food safety_Challenges food safety laboratories_.pdf
Food safety_Challenges food safety laboratories_.pdfFood safety_Challenges food safety laboratories_.pdf
Food safety_Challenges food safety laboratories_.pdf
 
Basic Civil Engineering first year Notes- Chapter 4 Building.pptx
Basic Civil Engineering first year Notes- Chapter 4 Building.pptxBasic Civil Engineering first year Notes- Chapter 4 Building.pptx
Basic Civil Engineering first year Notes- Chapter 4 Building.pptx
 
Mixin Classes in Odoo 17 How to Extend Models Using Mixin Classes
Mixin Classes in Odoo 17  How to Extend Models Using Mixin ClassesMixin Classes in Odoo 17  How to Extend Models Using Mixin Classes
Mixin Classes in Odoo 17 How to Extend Models Using Mixin Classes
 
1029-Danh muc Sach Giao Khoa khoi 6.pdf
1029-Danh muc Sach Giao Khoa khoi  6.pdf1029-Danh muc Sach Giao Khoa khoi  6.pdf
1029-Danh muc Sach Giao Khoa khoi 6.pdf
 
Holdier Curriculum Vitae (April 2024).pdf
Holdier Curriculum Vitae (April 2024).pdfHoldier Curriculum Vitae (April 2024).pdf
Holdier Curriculum Vitae (April 2024).pdf
 
On National Teacher Day, meet the 2024-25 Kenan Fellows
On National Teacher Day, meet the 2024-25 Kenan FellowsOn National Teacher Day, meet the 2024-25 Kenan Fellows
On National Teacher Day, meet the 2024-25 Kenan Fellows
 
Dyslexia AI Workshop for Slideshare.pptx
Dyslexia AI Workshop for Slideshare.pptxDyslexia AI Workshop for Slideshare.pptx
Dyslexia AI Workshop for Slideshare.pptx
 
Towards a code of practice for AI in AT.pptx
Towards a code of practice for AI in AT.pptxTowards a code of practice for AI in AT.pptx
Towards a code of practice for AI in AT.pptx
 
Unit-IV- Pharma. Marketing Channels.pptx
Unit-IV- Pharma. Marketing Channels.pptxUnit-IV- Pharma. Marketing Channels.pptx
Unit-IV- Pharma. Marketing Channels.pptx
 
Salient Features of India constitution especially power and functions
Salient Features of India constitution especially power and functionsSalient Features of India constitution especially power and functions
Salient Features of India constitution especially power and functions
 
The basics of sentences session 3pptx.pptx
The basics of sentences session 3pptx.pptxThe basics of sentences session 3pptx.pptx
The basics of sentences session 3pptx.pptx
 
Sociology 101 Demonstration of Learning Exhibit
Sociology 101 Demonstration of Learning ExhibitSociology 101 Demonstration of Learning Exhibit
Sociology 101 Demonstration of Learning Exhibit
 
Kodo Millet PPT made by Ghanshyam bairwa college of Agriculture kumher bhara...
Kodo Millet  PPT made by Ghanshyam bairwa college of Agriculture kumher bhara...Kodo Millet  PPT made by Ghanshyam bairwa college of Agriculture kumher bhara...
Kodo Millet PPT made by Ghanshyam bairwa college of Agriculture kumher bhara...
 
Activity 01 - Artificial Culture (1).pdf
Activity 01 - Artificial Culture (1).pdfActivity 01 - Artificial Culture (1).pdf
Activity 01 - Artificial Culture (1).pdf
 
Micro-Scholarship, What it is, How can it help me.pdf
Micro-Scholarship, What it is, How can it help me.pdfMicro-Scholarship, What it is, How can it help me.pdf
Micro-Scholarship, What it is, How can it help me.pdf
 

circuit diagram

  • 1. Version 1 Individual Report – Project Two Note: your report should be supported with appropriate references using Coventry University Harvard Reference Style. Logic Circuit Design : Task 1 Results and Evidence: A 0 0 1 1 B 0 1 0 1 C 0 0 0 1 S 0 1 1 0 Adder circuit is a combinational digital circuit that is used for adding two numbers. This is a half adder circuit, this circuit is capable of performing simple addition using logic gates The circuit was easy to make, but I had little problem getting use to the software. @Coventry University Page 1
  • 2. Version 1 Logic Circuit Design : Task 2 Results and Evidence: A 0 0 0 0 1 1 1 1 B 0 0 1 1 0 0 1 1 C 0 1 0 1 0 1 0 1 S 0 1 1 0 1 0 0 1 C 0 0 0 1 0 1 1 1 This is a full adder circuit and its different from a half adder because it has three inputs and two outputs The first two inputs are A and B and the third input is an input carry designated as CIN. When full adder logic is designed we will be able to string eight of them together to create a byte-wide adder and cascade the carry bit from one adder to the next. After getting use to the software I was able to create the full adder circuit without any problem or difficulty. @Coventry University Page 2
  • 3. Version 1 Logic Circuit Design : Task 3 Results and Evidence: A 0 0 1 1 B 0 1 0 1 RED 1 0 0 1 YELLOW 0 0 1 1 GREEN 0 1 0 0 Designing a traffic light controller that uses logic gates that takes 2 Boolean inputs A and B and outputs on three channels R, Y, G was not easy to build, due to my lack of experience in electrical engineering. Had problems with selecting a logic gates so I had to go read more about different logic gates and their functions. After that I was able to build the circuit without any difficulty and I was also able to make it work. @Coventry University Page 3
  • 4. Logic Circuit Design : Task 4 Version 1 Results and Evidence: X A 0 0 1 1 B 0 1 0 1 RED 1 0 0 1 YELLOW 0 0 1 1 GREEN 1 0 0 0 B 0 1 0 1 RED 0 1 1 0 YELLOW 0 0 1 1 GREEN 1 0 0 0 Y A 0 0 1 1 XY X Red Red/Yellow Green Yellow Z Green Yellow Red Red/Yellow Designing this was really easy because I have been able to design a single traffic light so all I had to do was add another traffic light to the one already built and also add a NOR and XOR gate. I was really impressed by the circuit diagram because I was able to control two traffic light using input A and B. @Coventry University Page 4
  • 5. Version 1 Logic Circuit Design : Task 5 CISC (complex instruction set computers) AND RISC (reduced instruction set computing) are two types of ways to improve the design of central processing unit (CPU) of computers which improve the speed and performance. CISC (complex instruction set computers): this are computers designed with a full set of computer instructions that were intended to provide needed capabilities in the most effective way. The main object of the CISC is to make task easy to complete and easy, this is why the CISC uses complex and large instructions and also complex way of designing CPU because it helps increase the performance of the CPU. The CISC uses hardware which is very capable of executing and understanding series of operation to perform task. The CISC is built in with an instruction which is specific to carry out complex task, this instruction is called MULT. For example, when carrying out a multiplication of two numbers, the MULT instruction put the two values that are being multiply together into separate registers and then multiplies the operands in the execution unit, and then stores the product in the appropriate register. The MULT instruction is the instruction that makes CISC complex because it operates directly on the computer’s memory without the use of any instruction from a programmer regarding loading or storing functions. The MULT instruction reconstructs a command in a standard language. RISC (reduced instruction set computing): is microprocessor that is designed to perform a smaller number of types of computer instructions so that it can oprate at higher speed. Unlike the CISC, RISC uses simple instructions that can be breakdown. The RISC helps improve performance of a processor in a simple way without the use of complicated instructions. The RISC processor is much more cheaper than the CISC processor because the building process requires less transistors which makes the chips for the RISC is cheaper to produce compare to the CISC processor which has complicated instructions and requires bigger and expensive chips to run complicated instructions. The RISC processor also has less instruction which is not as complicated as the CISC processor. The reduction of the instruction improved the speed of the processor which enables the processor to execute instructions more quickly. The RISC processor is also cheaper and has greater emphasis on the efficient writing of software with the instructions that are available. However, because the RISC only use simple instructions, this means that the instructions can be executed within clock cycle. Also because the RISC has less software support, this created lots of setback for them. Many commercial companies are unwilling to take the risk of using the RISC because for the new processor it was and also because the recognition in the market was low so they. In conclusion, I think both processors have their own avenges and disadvantages and at the end of the day they both do the job we require them to do, but personally I would prefer to use RISC because it simpler and much faster than CISC and its more reliable. @Coventry University Page 5
  • 6. Version 1 References Websites: Date visited: 6/12/2013 < http://www.eastaughs.fsnet.co.uk/cpu/further-ciscrisc.htm > Date visited: 04/12/2013 < http://www-cs-faculty.stanford.edu/~eroberts/courses/soco/projects/risc/risccisc/ > @Coventry University Page 6
  • 7. Version 1 References Websites: Date visited: 6/12/2013 < http://www.eastaughs.fsnet.co.uk/cpu/further-ciscrisc.htm > Date visited: 04/12/2013 < http://www-cs-faculty.stanford.edu/~eroberts/courses/soco/projects/risc/risccisc/ > @Coventry University Page 6