Ce diaporama a bien été signalé.
Nous utilisons votre profil LinkedIn et vos données d’activité pour vous proposer des publicités personnalisées et pertinentes. Vous pouvez changer vos préférences de publicités à tout moment.
High-Performance FIR Filter Architecture for Fixed
and Reconfigurable Applications
Presented by
IIS TECHNOLOGIES
No: 40, C...
INTRODUCTION
• Finite Impulse Response digital filter is widely used in several digital signal processing
applications, suc...
Abstract
• Transpose form finite-impulse response (FIR) filters are inherently pipelined and support multiple
constant mul...
Abstract
• A low-complexity design using the MCM scheme is also presented for the block implementation
of fixed FIR filter...
Block Diagram
www.iistechnologies.in
Ph: 9952077540
Software used
• Simulation Tool: Model-Sim 6.3 c
• Synthesis Tool: Xilinx ISE 12.1
Note: This project implemented hardware...
Flow chart
www.iistechnologies.in
Ph: 9952077540
Advantages
• Low power Design
• Less Area.
www.iistechnologies.in
Ph: 9952077540
Applications
• Filtering operations.
• Used in software defined radio.
• IF stages of the receiver.
• radar applications.
...
Services Offered
• Prototype KIT with Software’s
• Documents
• Video File
• Skype classes(Online Support)
• Team viewer Su...
Contact
IIS TECHNOLOGIES
No: 40, C-Block,First Floor,HIET Campus,
North Parade Road,St.Thomas Mount,
Chennai, Tamil Nadu 6...
Prochain SlideShare
Chargement dans…5
×

High-Performance FIR Filter Architecture for Fixed and Reconfigurable Applications

673 vues

Publié le

High-Performance FIR Filter Architecture for Fixed and Reconfigurable Applications,2015 VLSI Project Training
Contact: IIS TECHNOLOGIES
ph:9952077540,landline:044 42637391
mail:info@iistechnologies.in
www.iistechnologies.in

Publié dans : Formation
  • Login to see the comments

  • Soyez le premier à aimer ceci

High-Performance FIR Filter Architecture for Fixed and Reconfigurable Applications

  1. 1. High-Performance FIR Filter Architecture for Fixed and Reconfigurable Applications Presented by IIS TECHNOLOGIES No: 40, C-Block,First Floor,HIET Campus, North Parade Road,St.Thomas Mount, Chennai, Tamil Nadu 600016. Landline:044 4263 7391,mob:9952077540. Email:info@iistechnologies.in, Web:www.iistechnologies.in www.iistechnologies.in Ph: 9952077540
  2. 2. INTRODUCTION • Finite Impulse Response digital filter is widely used in several digital signal processing applications, such as speech processing, loud speaker equalization, echo cancellation, adaptive noise cancellation, and various communication applications, including software-defined radio (SDR) and so on. • Many of these applications require FIR filter of large order to meet the stringent frequency specifications coefficients very often remain constant and known a priori in signal processing applications. • This feature has been utilized to reduce the complexity of realization of multiplications. www.iistechnologies.in Ph: 9952077540
  3. 3. Abstract • Transpose form finite-impulse response (FIR) filters are inherently pipelined and support multiple constant multiplications (MCM) technique that results in significant saving of computation. • However, transpose form configuration does not directly support the block processing unlike direct form configuration. • In this paper, we explore the possibility of realization of block FIR filter in transpose form configuration for area-delay efficient realization of large order FIR filters for both fixed and reconfigurable applications. • Based on a detailed computational analysis of transpose form configuration of FIR filter, we have derived a flow graph for transpose form block FIR filter with optimized register complexity. • A generalized block formulation is presented for transpose form FIR filter. We have derived a general multiplier-based architecture for the proposed transpose form block filter for reconfigurable applications. www.iistechnologies.in Ph: 9952077540
  4. 4. Abstract • A low-complexity design using the MCM scheme is also presented for the block implementation of fixed FIR filters. • The proposed structure involves significantly less area delay product (ADP) and less energy per sample (EPS) than the existing block implementation of direct-form structure for medium or large filter lengths, while for the short-length filters, the block implementation of direct-form FIR structure has less ADP and less EPS than the proposed structure. • Application specific integrated circuit synthesis result shows that the proposed structure for block size 4 and filter length 64 involves 42% less ADP and 40% less EPS than the best available FIR filter structure proposed for reconfigurable applications. • For the same filter length and the same block size, the proposed structure involves 13% less ADP and 12.8% less EPS than that of the existing direct-form blocks FIR structure. www.iistechnologies.in Ph: 9952077540
  5. 5. Block Diagram www.iistechnologies.in Ph: 9952077540
  6. 6. Software used • Simulation Tool: Model-Sim 6.3 c • Synthesis Tool: Xilinx ISE 12.1 Note: This project implemented hardware also. www.iistechnologies.in Ph: 9952077540
  7. 7. Flow chart www.iistechnologies.in Ph: 9952077540
  8. 8. Advantages • Low power Design • Less Area. www.iistechnologies.in Ph: 9952077540
  9. 9. Applications • Filtering operations. • Used in software defined radio. • IF stages of the receiver. • radar applications. www.iistechnologies.in Ph: 9952077540
  10. 10. Services Offered • Prototype KIT with Software’s • Documents • Video File • Skype classes(Online Support) • Team viewer Support(Online Support) • Future Enhancement • Paper writing • Support For Inter-National Conference paper publication. www.iistechnologies.in Ph: 9952077540
  11. 11. Contact IIS TECHNOLOGIES No: 40, C-Block,First Floor,HIET Campus, North Parade Road,St.Thomas Mount, Chennai, Tamil Nadu 600016. Landline:044 4263 7391,mob:9952077540. Email:info@iistechnologies.in, Web:www.iistechnologies.in, www.iistechnologies.in

×