Ce diaporama a bien été signalé.
Nous utilisons votre profil LinkedIn et vos données d’activité pour vous proposer des publicités personnalisées et pertinentes. Vous pouvez changer vos préférences de publicités à tout moment.
Page 1
Page 2Features of VLSI:Compactness.Speed of access.Ease of maintenance.Cost effective.Life of the product.
Page 3Gordon Moore’s (in 1965) said that transistors on achip would double every year.He then recalibrated it to every t...
Page 4DIGITAL DESIGN FLOW: RTL Coding synthesis Floor planning Placement Clock routing Routing Physical verificatio...
Page 5Programming Languages VHDL VERILOG HDL
Page 6
Page 7RAM:RAM is our working memory storage. All the data, which the PCuses and works with during operation, are stored he...
Page 8RAM access time is in nanoseconds,Hard disk access time is in milliseconds.
Page 9If reset is switched highOutput is set to ‘0’.If is in write modeThe i/p is assigned to write pointer of RAM.If i...
Page 10If value of read pointer and write pointer is same then it isdefined to be empty.If write location is 31 location...
Page 11If both read mode and write mode are switched high andboth pointers specify same location then we need send anerro...
Page 12Technical schematic of RAM :
Page 13
Prochain SlideShare
Chargement dans…5
×

Mnr

  • Soyez le premier à commenter

  • Soyez le premier à aimer ceci

Mnr

  1. 1. Page 1
  2. 2. Page 2Features of VLSI:Compactness.Speed of access.Ease of maintenance.Cost effective.Life of the product.
  3. 3. Page 3Gordon Moore’s (in 1965) said that transistors on achip would double every year.He then recalibrated it to every two years in 1975. David House, an Intel executive at the time, notedthat the changes would cause computer performanceto double every18 months for a foreseeable future.MOORE’S LAW:
  4. 4. Page 4DIGITAL DESIGN FLOW: RTL Coding synthesis Floor planning Placement Clock routing Routing Physical verificationFront end(Logical design)Back end(physical design)
  5. 5. Page 5Programming Languages VHDL VERILOG HDL
  6. 6. Page 6
  7. 7. Page 7RAM:RAM is our working memory storage. All the data, which the PCuses and works with during operation, are stored here. Data are stored ondrives, typically the hard drive. However, for the CPU to work with thosedata, they must be read into the working memory storage, which is madeup of RAM chips.
  8. 8. Page 8RAM access time is in nanoseconds,Hard disk access time is in milliseconds.
  9. 9. Page 9If reset is switched highOutput is set to ‘0’.If is in write modeThe i/p is assigned to write pointer of RAM.If is in write modeThe read pointer of RAM is assigned to o/p.Program Logic:
  10. 10. Page 10If value of read pointer and write pointer is same then it isdefined to be empty.If write location is 31 locations next to read [3:0] then it isdefined to be full.Program Logic:
  11. 11. Page 11If both read mode and write mode are switched high andboth pointers specify same location then we need send anerror message.Program Logic:
  12. 12. Page 12Technical schematic of RAM :
  13. 13. Page 13

    Soyez le premier à commenter

    Identifiez-vous pour voir les commentaires

Vues

Nombre de vues

420

Sur Slideshare

0

À partir des intégrations

0

Nombre d'intégrations

4

Actions

Téléchargements

0

Partages

0

Commentaires

0

Mentions J'aime

0

×