SlideShare une entreprise Scribd logo
1  sur  20
Computer Organization And
Architecture
Presented by :Maskur Al Shal Sabil
ID: IT18021
Dept : Information & Communication Technology
Mawlana Bhashani Science & Technology University
10/20/2020 1IT18021
Learning Outcome
• Floating Point Representation
• IEEE 754 Standards For Floating Point
Representation
• Single Precision
• Double Precision
• Single Precision Addition
10/20/2020 IT18021 2
Floating Point
Representation
The floating point representation does not reserve any
specific number of bits for the integer part or the
fractional part. Instead it reserve a certain point for
the number and a certain number of bit where within
that number the decimal place sits called the
exponent.
10/20/2020 IT18021 3
IEEE 754 Floating point
representation
According to IEEE754 standard, the floating point
number is represented in following ways:
• Half Precision(16bit):1 sign bit,5 bit exponent & 10
bit mantissa
• Single Precision(32bit):1 sign bit,8 bit exponent &
23 bit mantissa
• Double Precision(64bit):1 sign bit,11 bit exponent &
52bit mantissa
• Extend precision(128bit):1 sign bit,15bit exponent &
112 bit mantissa
10/20/2020 IT18021 4
Floating Point
Representation
10/20/2020 IT18021 5
The floating point representation has two part : the one
signed part called the mantissa and other called the
exponent.
(sign) × mantissa × 2exponent
Sign Bit Exponent Mantissa
Decimal To Binary
Conversion
10/20/2020 IT18021 6
(55.35)10 = (?)2
(55)10=(110111)2
(0.35)10 = (010110)2
(45.45)10=(110111.010110)2
32 16 8 4 2 1
1 1 0 1 1 1
0.35 × 2 0 .7
0.7× 2 1 .4
.4 × 2 0 .8
.8× 2 1 .6
.6 × 2 1 .2
.2× 2 0 .4
Scientific Notation
- 1.602 ×10-19
sign significand Base Exponent
10/20/2020 IT18021 7
IEEE 32-bit floating
point representation
10/20/2020 IT18021 8
1-bit 8 -bit 23- bit
Number representation: (-1)S × 1.M× 2E-127
Sign Bit Biased Exponent Trailing Significand bit or
Mantissa
IEEE 32-bit floating point
representation
(45.45)10=(101101.011100)2
Step -1: Normalize the number
Step-2: Take the exponent and mantissa.
Step-3:Find. the bias exponent by adding 127
Step-3:Normalize the mantissa by adding 1.
Step -4:Set the sign bit 0 if positive otherwise 1 .
For n bit exponent bias is 2n-1-1
10/20/2020 IT18021 9
IEEE 32-bit floating point
representation
10/20/2020 IT18021 10
(45.45)10 = (?)2
(45)10=(101101)2
(0.45)10 = (011100)2
(45.45)10=(101101.011100)2
32 16 8 4 2 1
1 0 1 1 0 1
0.45 × 2 0 .9
0.9 × 2 1 .8
.8 × 2 1 .6
.6 × 2 1 .2
.2 × 2 0 .4
.4 × 2 0 .8
IEEE 32-bit floating point
representation
(45.45)10=(101101.011100)2
101101.011100 = 1.01101011100 × 25
Here bias exponent = 5 + 127 = 132
mantissa=01101011100
1-bit 8 -bit 23- bit
10/20/2020 IT18021 11
Sign Bit Biased Exponent Trailling Significand bit or
Mantissa
IEEE 32-bit floating point
representation
(132)10=(?)2
128 64 32 16 8 4 2 1
1 0 0 0 0 1 0 0
(132)10=(10000100)2
10/20/2020 IT18021 12
0 10000100 01101011100110011001100
1-bit 8 -bit 23- bit
IEEE 64-bit floating point
representation
1bit 11bits 52bits
Here we use 211-1 – 1 = 1023 as bias value.
10/20/2020 IT18021 13
Sign Bit Biased Exponent Trailling Significand bit or
Mantissa
IEEE 64-bit floating point
representation
(45.45)10=(101101.011100)2
101101.011100 = 1.01101011100 × 25
Here bias exponent = 5 + 1023=1028= (10000000100)2
mantissa=01101011100
1-bit 11 -bits 52- bits
10/20/2020 IT18021 14
0 10000000100 01101011100110011001100……
Convert Floating Point To
Decimal
0100 0000 0100 0110 1011 0000 0000 0000
exponent Mantissa
Number representation: (-1)S × 1.M× 2E-127
S=0
E=(1000000)2=(64)
10
M =(.100 0110 1011 0000 0000 0000 )2=
(0.5537109375)10
(-1)0 × 1.5537109375 × 2 64-127 = 1.68453677×10−19
10/20/2020 IT18021 15
Addition of floating point
First consider addition in base 10 if exponent is the
same the just add the significand
5.0E+2
+7.0E+2
12.0E+2=1.2E+3
10/20/2020 IT18021 16
Addition of floating point
1.2232E+3 + 4.211E+5
First Normalize to higher exponent
a. Find the difference between exponents
b. Shift smaller number right by that amount
1.2232E+3=.012232E+5
10/20/2020 IT18021 17
Addition of floating point
4.211 E+5
+ 0.012232 E+5
4.223232 E+5
10/20/2020 IT18021 18
32Bit floating point addition
a 0 1101 0111 111 0011 1010 0000 1100 0011
b 0 1101 0111 000 1110 0101 1111 0001 1100
Find the 32 bit floating point number representation of
a+b .
Here,
e=(11010111)= (215)10
m= (111 0011 1010 0000 1100 0011)
10/20/2020 IT18021 19
32Bit floating point
addition
a= (-1)0 × 1. 111 0011 1010 0000 1100 0011 × 2127-215
=1.111 0011 1010 0000 1100 0011 × 212
e=(11010111)= (215)10
m= 000 1110 0101 1111 0001 1100
b= 1. 000 1110 0101 1111 0001 1100 × 212
+ a= 1.111 0011 1010 0000 1100 0011 × 212
11 . 000 0 001 1111 1111 1101 1111 × 212
10/20/2020 IT18021 20

Contenu connexe

Tendances

Instruction set of 8086
Instruction set of 8086Instruction set of 8086
Instruction set of 8086aviban
 
Encoder, decoder, multiplexers and demultiplexers
Encoder, decoder, multiplexers and demultiplexersEncoder, decoder, multiplexers and demultiplexers
Encoder, decoder, multiplexers and demultiplexerspubgalarab
 
Signed Addition And Subtraction
Signed Addition And SubtractionSigned Addition And Subtraction
Signed Addition And SubtractionKeyur Vadodariya
 
Boolean algebra And Logic Gates
Boolean algebra And Logic GatesBoolean algebra And Logic Gates
Boolean algebra And Logic GatesKumar
 
Logic microoperations
Logic microoperationsLogic microoperations
Logic microoperationsNitesh Singh
 
Chapter 1 Introduction to Digital Logic
Chapter 1 Introduction to Digital LogicChapter 1 Introduction to Digital Logic
Chapter 1 Introduction to Digital LogicISMT College
 
Verilog VHDL code Decoder and Encoder
Verilog VHDL code Decoder and EncoderVerilog VHDL code Decoder and Encoder
Verilog VHDL code Decoder and EncoderBharti Airtel Ltd.
 
BCD,GRAY and EXCESS 3 codes
BCD,GRAY and EXCESS 3 codesBCD,GRAY and EXCESS 3 codes
BCD,GRAY and EXCESS 3 codesstudent
 
Chapter 10: Error Correction and Detection
Chapter 10: Error Correction and DetectionChapter 10: Error Correction and Detection
Chapter 10: Error Correction and DetectionJeoffnaRuth
 
Array operations
Array operationsArray operations
Array operationsZAFAR444
 

Tendances (20)

Instruction set of 8086
Instruction set of 8086Instruction set of 8086
Instruction set of 8086
 
Encoder, decoder, multiplexers and demultiplexers
Encoder, decoder, multiplexers and demultiplexersEncoder, decoder, multiplexers and demultiplexers
Encoder, decoder, multiplexers and demultiplexers
 
Multiplexers & Demultiplexers
Multiplexers & DemultiplexersMultiplexers & Demultiplexers
Multiplexers & Demultiplexers
 
Multiplexers
MultiplexersMultiplexers
Multiplexers
 
What is Gray Code?
What is Gray Code? What is Gray Code?
What is Gray Code?
 
Modified booth
Modified boothModified booth
Modified booth
 
Signed Addition And Subtraction
Signed Addition And SubtractionSigned Addition And Subtraction
Signed Addition And Subtraction
 
Digital logic design part1
Digital logic design part1Digital logic design part1
Digital logic design part1
 
Boolean algebra And Logic Gates
Boolean algebra And Logic GatesBoolean algebra And Logic Gates
Boolean algebra And Logic Gates
 
Slide03 Number System and Operations Part 1
Slide03 Number System and Operations Part 1Slide03 Number System and Operations Part 1
Slide03 Number System and Operations Part 1
 
Floating point arithmetic
Floating point arithmeticFloating point arithmetic
Floating point arithmetic
 
Logic microoperations
Logic microoperationsLogic microoperations
Logic microoperations
 
BOOLEAN ALGEBRA & LOGIC GATE
BOOLEAN ALGEBRA & LOGIC GATEBOOLEAN ALGEBRA & LOGIC GATE
BOOLEAN ALGEBRA & LOGIC GATE
 
Chapter 1 Introduction to Digital Logic
Chapter 1 Introduction to Digital LogicChapter 1 Introduction to Digital Logic
Chapter 1 Introduction to Digital Logic
 
Binary codes
Binary codesBinary codes
Binary codes
 
Bitwise operators
Bitwise operatorsBitwise operators
Bitwise operators
 
Verilog VHDL code Decoder and Encoder
Verilog VHDL code Decoder and EncoderVerilog VHDL code Decoder and Encoder
Verilog VHDL code Decoder and Encoder
 
BCD,GRAY and EXCESS 3 codes
BCD,GRAY and EXCESS 3 codesBCD,GRAY and EXCESS 3 codes
BCD,GRAY and EXCESS 3 codes
 
Chapter 10: Error Correction and Detection
Chapter 10: Error Correction and DetectionChapter 10: Error Correction and Detection
Chapter 10: Error Correction and Detection
 
Array operations
Array operationsArray operations
Array operations
 

Similaire à IEEE floating point representation

IEEE 754 Standards For Floating Point Representation.pdf
IEEE 754 Standards For Floating Point   Representation.pdfIEEE 754 Standards For Floating Point   Representation.pdf
IEEE 754 Standards For Floating Point Representation.pdfkkumaraditya301
 
Data types - things you have to know!
Data types - things you have to know!Data types - things you have to know!
Data types - things you have to know!Karol Sobiesiak
 
unit-i-number-systems.pdf
unit-i-number-systems.pdfunit-i-number-systems.pdf
unit-i-number-systems.pdfRameshK531901
 
Unit 1 PDF.pptx
Unit 1 PDF.pptxUnit 1 PDF.pptx
Unit 1 PDF.pptxChandraV13
 
Bca 2nd sem-u-1.8 digital logic circuits, digital component floting and fixed...
Bca 2nd sem-u-1.8 digital logic circuits, digital component floting and fixed...Bca 2nd sem-u-1.8 digital logic circuits, digital component floting and fixed...
Bca 2nd sem-u-1.8 digital logic circuits, digital component floting and fixed...Rai University
 
International Journal of Engineering Research and Development
International Journal of Engineering Research and DevelopmentInternational Journal of Engineering Research and Development
International Journal of Engineering Research and DevelopmentIJERD Editor
 
Digital and Logic Design Chapter 1 binary_systems
Digital and Logic Design Chapter 1 binary_systemsDigital and Logic Design Chapter 1 binary_systems
Digital and Logic Design Chapter 1 binary_systemsImran Waris
 
digital logic circuits, digital component floting and fixed point
digital logic circuits, digital component floting and fixed pointdigital logic circuits, digital component floting and fixed point
digital logic circuits, digital component floting and fixed pointRai University
 
B.sc cs-ii-u-1.8 digital logic circuits, digital component floting and fixed ...
B.sc cs-ii-u-1.8 digital logic circuits, digital component floting and fixed ...B.sc cs-ii-u-1.8 digital logic circuits, digital component floting and fixed ...
B.sc cs-ii-u-1.8 digital logic circuits, digital component floting and fixed ...Rai University
 
Logic Design 2009
Logic Design 2009Logic Design 2009
Logic Design 2009lionking
 
digital-electronics.pptx
digital-electronics.pptxdigital-electronics.pptx
digital-electronics.pptxsulekhasaxena2
 
Introduction to Information Technology Lecture 2
Introduction to Information Technology Lecture 2Introduction to Information Technology Lecture 2
Introduction to Information Technology Lecture 2MikeCrea
 
Comp Arithmetic Basic.ppt
Comp Arithmetic Basic.pptComp Arithmetic Basic.ppt
Comp Arithmetic Basic.pptskatiarrahaman
 
chapter1digitalsystemsandbinarynumbers-151021072016-lva1-app6891.pptx
chapter1digitalsystemsandbinarynumbers-151021072016-lva1-app6891.pptxchapter1digitalsystemsandbinarynumbers-151021072016-lva1-app6891.pptx
chapter1digitalsystemsandbinarynumbers-151021072016-lva1-app6891.pptxSurendra Loya
 
Chapter 1 digital design.pptx
Chapter 1 digital design.pptxChapter 1 digital design.pptx
Chapter 1 digital design.pptxAliaaTarek5
 
digital-systems-and-binary-numbers1.pptx
digital-systems-and-binary-numbers1.pptxdigital-systems-and-binary-numbers1.pptx
digital-systems-and-binary-numbers1.pptxRameshK531901
 

Similaire à IEEE floating point representation (20)

IEEE 754 Standards For Floating Point Representation.pdf
IEEE 754 Standards For Floating Point   Representation.pdfIEEE 754 Standards For Floating Point   Representation.pdf
IEEE 754 Standards For Floating Point Representation.pdf
 
Data types - things you have to know!
Data types - things you have to know!Data types - things you have to know!
Data types - things you have to know!
 
unit-i-number-systems.pdf
unit-i-number-systems.pdfunit-i-number-systems.pdf
unit-i-number-systems.pdf
 
Unit 1 PDF.pptx
Unit 1 PDF.pptxUnit 1 PDF.pptx
Unit 1 PDF.pptx
 
06 floating point
06 floating point06 floating point
06 floating point
 
Number system
Number systemNumber system
Number system
 
Bca 2nd sem-u-1.8 digital logic circuits, digital component floting and fixed...
Bca 2nd sem-u-1.8 digital logic circuits, digital component floting and fixed...Bca 2nd sem-u-1.8 digital logic circuits, digital component floting and fixed...
Bca 2nd sem-u-1.8 digital logic circuits, digital component floting and fixed...
 
International Journal of Engineering Research and Development
International Journal of Engineering Research and DevelopmentInternational Journal of Engineering Research and Development
International Journal of Engineering Research and Development
 
Digital and Logic Design Chapter 1 binary_systems
Digital and Logic Design Chapter 1 binary_systemsDigital and Logic Design Chapter 1 binary_systems
Digital and Logic Design Chapter 1 binary_systems
 
digital logic circuits, digital component floting and fixed point
digital logic circuits, digital component floting and fixed pointdigital logic circuits, digital component floting and fixed point
digital logic circuits, digital component floting and fixed point
 
B.sc cs-ii-u-1.8 digital logic circuits, digital component floting and fixed ...
B.sc cs-ii-u-1.8 digital logic circuits, digital component floting and fixed ...B.sc cs-ii-u-1.8 digital logic circuits, digital component floting and fixed ...
B.sc cs-ii-u-1.8 digital logic circuits, digital component floting and fixed ...
 
DLD-Introduction.pptx
DLD-Introduction.pptxDLD-Introduction.pptx
DLD-Introduction.pptx
 
Logic Design 2009
Logic Design 2009Logic Design 2009
Logic Design 2009
 
digital-electronics.pptx
digital-electronics.pptxdigital-electronics.pptx
digital-electronics.pptx
 
Introduction to Information Technology Lecture 2
Introduction to Information Technology Lecture 2Introduction to Information Technology Lecture 2
Introduction to Information Technology Lecture 2
 
Chpater 6
Chpater 6Chpater 6
Chpater 6
 
Comp Arithmetic Basic.ppt
Comp Arithmetic Basic.pptComp Arithmetic Basic.ppt
Comp Arithmetic Basic.ppt
 
chapter1digitalsystemsandbinarynumbers-151021072016-lva1-app6891.pptx
chapter1digitalsystemsandbinarynumbers-151021072016-lva1-app6891.pptxchapter1digitalsystemsandbinarynumbers-151021072016-lva1-app6891.pptx
chapter1digitalsystemsandbinarynumbers-151021072016-lva1-app6891.pptx
 
Chapter 1 digital design.pptx
Chapter 1 digital design.pptxChapter 1 digital design.pptx
Chapter 1 digital design.pptx
 
digital-systems-and-binary-numbers1.pptx
digital-systems-and-binary-numbers1.pptxdigital-systems-and-binary-numbers1.pptx
digital-systems-and-binary-numbers1.pptx
 

Dernier

Mine Environment II Lab_MI10448MI__________.pptx
Mine Environment II Lab_MI10448MI__________.pptxMine Environment II Lab_MI10448MI__________.pptx
Mine Environment II Lab_MI10448MI__________.pptxRomil Mishra
 
Turn leadership mistakes into a better future.pptx
Turn leadership mistakes into a better future.pptxTurn leadership mistakes into a better future.pptx
Turn leadership mistakes into a better future.pptxStephen Sitton
 
US Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of ActionUS Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of ActionMebane Rash
 
Ch10-Global Supply Chain - Cadena de Suministro.pdf
Ch10-Global Supply Chain - Cadena de Suministro.pdfCh10-Global Supply Chain - Cadena de Suministro.pdf
Ch10-Global Supply Chain - Cadena de Suministro.pdfChristianCDAM
 
11. Properties of Liquid Fuels in Energy Engineering.pdf
11. Properties of Liquid Fuels in Energy Engineering.pdf11. Properties of Liquid Fuels in Energy Engineering.pdf
11. Properties of Liquid Fuels in Energy Engineering.pdfHafizMudaserAhmad
 
System Simulation and Modelling with types and Event Scheduling
System Simulation and Modelling with types and Event SchedulingSystem Simulation and Modelling with types and Event Scheduling
System Simulation and Modelling with types and Event SchedulingBootNeck1
 
multiple access in wireless communication
multiple access in wireless communicationmultiple access in wireless communication
multiple access in wireless communicationpanditadesh123
 
Input Output Management in Operating System
Input Output Management in Operating SystemInput Output Management in Operating System
Input Output Management in Operating SystemRashmi Bhat
 
List of Accredited Concrete Batching Plant.pdf
List of Accredited Concrete Batching Plant.pdfList of Accredited Concrete Batching Plant.pdf
List of Accredited Concrete Batching Plant.pdfisabel213075
 
Main Memory Management in Operating System
Main Memory Management in Operating SystemMain Memory Management in Operating System
Main Memory Management in Operating SystemRashmi Bhat
 
CME 397 - SURFACE ENGINEERING - UNIT 1 FULL NOTES
CME 397 - SURFACE ENGINEERING - UNIT 1 FULL NOTESCME 397 - SURFACE ENGINEERING - UNIT 1 FULL NOTES
CME 397 - SURFACE ENGINEERING - UNIT 1 FULL NOTESkarthi keyan
 
Paper Tube : Shigeru Ban projects and Case Study of Cardboard Cathedral .pdf
Paper Tube : Shigeru Ban projects and Case Study of Cardboard Cathedral .pdfPaper Tube : Shigeru Ban projects and Case Study of Cardboard Cathedral .pdf
Paper Tube : Shigeru Ban projects and Case Study of Cardboard Cathedral .pdfNainaShrivastava14
 
Prach: A Feature-Rich Platform Empowering the Autism Community
Prach: A Feature-Rich Platform Empowering the Autism CommunityPrach: A Feature-Rich Platform Empowering the Autism Community
Prach: A Feature-Rich Platform Empowering the Autism Communityprachaibot
 
Virtual memory management in Operating System
Virtual memory management in Operating SystemVirtual memory management in Operating System
Virtual memory management in Operating SystemRashmi Bhat
 
Computer Graphics Introduction, Open GL, Line and Circle drawing algorithm
Computer Graphics Introduction, Open GL, Line and Circle drawing algorithmComputer Graphics Introduction, Open GL, Line and Circle drawing algorithm
Computer Graphics Introduction, Open GL, Line and Circle drawing algorithmDeepika Walanjkar
 
Comprehensive energy systems.pdf Comprehensive energy systems.pdf
Comprehensive energy systems.pdf Comprehensive energy systems.pdfComprehensive energy systems.pdf Comprehensive energy systems.pdf
Comprehensive energy systems.pdf Comprehensive energy systems.pdfalene1
 
TEST CASE GENERATION GENERATION BLOCK BOX APPROACH
TEST CASE GENERATION GENERATION BLOCK BOX APPROACHTEST CASE GENERATION GENERATION BLOCK BOX APPROACH
TEST CASE GENERATION GENERATION BLOCK BOX APPROACHSneha Padhiar
 
OOP concepts -in-Python programming language
OOP concepts -in-Python programming languageOOP concepts -in-Python programming language
OOP concepts -in-Python programming languageSmritiSharma901052
 
2022 AWS DNA Hackathon 장애 대응 솔루션 jarvis.
2022 AWS DNA Hackathon 장애 대응 솔루션 jarvis.2022 AWS DNA Hackathon 장애 대응 솔루션 jarvis.
2022 AWS DNA Hackathon 장애 대응 솔루션 jarvis.elesangwon
 
Comparative study of High-rise Building Using ETABS,SAP200 and SAFE., SAFE an...
Comparative study of High-rise Building Using ETABS,SAP200 and SAFE., SAFE an...Comparative study of High-rise Building Using ETABS,SAP200 and SAFE., SAFE an...
Comparative study of High-rise Building Using ETABS,SAP200 and SAFE., SAFE an...Erbil Polytechnic University
 

Dernier (20)

Mine Environment II Lab_MI10448MI__________.pptx
Mine Environment II Lab_MI10448MI__________.pptxMine Environment II Lab_MI10448MI__________.pptx
Mine Environment II Lab_MI10448MI__________.pptx
 
Turn leadership mistakes into a better future.pptx
Turn leadership mistakes into a better future.pptxTurn leadership mistakes into a better future.pptx
Turn leadership mistakes into a better future.pptx
 
US Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of ActionUS Department of Education FAFSA Week of Action
US Department of Education FAFSA Week of Action
 
Ch10-Global Supply Chain - Cadena de Suministro.pdf
Ch10-Global Supply Chain - Cadena de Suministro.pdfCh10-Global Supply Chain - Cadena de Suministro.pdf
Ch10-Global Supply Chain - Cadena de Suministro.pdf
 
11. Properties of Liquid Fuels in Energy Engineering.pdf
11. Properties of Liquid Fuels in Energy Engineering.pdf11. Properties of Liquid Fuels in Energy Engineering.pdf
11. Properties of Liquid Fuels in Energy Engineering.pdf
 
System Simulation and Modelling with types and Event Scheduling
System Simulation and Modelling with types and Event SchedulingSystem Simulation and Modelling with types and Event Scheduling
System Simulation and Modelling with types and Event Scheduling
 
multiple access in wireless communication
multiple access in wireless communicationmultiple access in wireless communication
multiple access in wireless communication
 
Input Output Management in Operating System
Input Output Management in Operating SystemInput Output Management in Operating System
Input Output Management in Operating System
 
List of Accredited Concrete Batching Plant.pdf
List of Accredited Concrete Batching Plant.pdfList of Accredited Concrete Batching Plant.pdf
List of Accredited Concrete Batching Plant.pdf
 
Main Memory Management in Operating System
Main Memory Management in Operating SystemMain Memory Management in Operating System
Main Memory Management in Operating System
 
CME 397 - SURFACE ENGINEERING - UNIT 1 FULL NOTES
CME 397 - SURFACE ENGINEERING - UNIT 1 FULL NOTESCME 397 - SURFACE ENGINEERING - UNIT 1 FULL NOTES
CME 397 - SURFACE ENGINEERING - UNIT 1 FULL NOTES
 
Paper Tube : Shigeru Ban projects and Case Study of Cardboard Cathedral .pdf
Paper Tube : Shigeru Ban projects and Case Study of Cardboard Cathedral .pdfPaper Tube : Shigeru Ban projects and Case Study of Cardboard Cathedral .pdf
Paper Tube : Shigeru Ban projects and Case Study of Cardboard Cathedral .pdf
 
Prach: A Feature-Rich Platform Empowering the Autism Community
Prach: A Feature-Rich Platform Empowering the Autism CommunityPrach: A Feature-Rich Platform Empowering the Autism Community
Prach: A Feature-Rich Platform Empowering the Autism Community
 
Virtual memory management in Operating System
Virtual memory management in Operating SystemVirtual memory management in Operating System
Virtual memory management in Operating System
 
Computer Graphics Introduction, Open GL, Line and Circle drawing algorithm
Computer Graphics Introduction, Open GL, Line and Circle drawing algorithmComputer Graphics Introduction, Open GL, Line and Circle drawing algorithm
Computer Graphics Introduction, Open GL, Line and Circle drawing algorithm
 
Comprehensive energy systems.pdf Comprehensive energy systems.pdf
Comprehensive energy systems.pdf Comprehensive energy systems.pdfComprehensive energy systems.pdf Comprehensive energy systems.pdf
Comprehensive energy systems.pdf Comprehensive energy systems.pdf
 
TEST CASE GENERATION GENERATION BLOCK BOX APPROACH
TEST CASE GENERATION GENERATION BLOCK BOX APPROACHTEST CASE GENERATION GENERATION BLOCK BOX APPROACH
TEST CASE GENERATION GENERATION BLOCK BOX APPROACH
 
OOP concepts -in-Python programming language
OOP concepts -in-Python programming languageOOP concepts -in-Python programming language
OOP concepts -in-Python programming language
 
2022 AWS DNA Hackathon 장애 대응 솔루션 jarvis.
2022 AWS DNA Hackathon 장애 대응 솔루션 jarvis.2022 AWS DNA Hackathon 장애 대응 솔루션 jarvis.
2022 AWS DNA Hackathon 장애 대응 솔루션 jarvis.
 
Comparative study of High-rise Building Using ETABS,SAP200 and SAFE., SAFE an...
Comparative study of High-rise Building Using ETABS,SAP200 and SAFE., SAFE an...Comparative study of High-rise Building Using ETABS,SAP200 and SAFE., SAFE an...
Comparative study of High-rise Building Using ETABS,SAP200 and SAFE., SAFE an...
 

IEEE floating point representation

  • 1. Computer Organization And Architecture Presented by :Maskur Al Shal Sabil ID: IT18021 Dept : Information & Communication Technology Mawlana Bhashani Science & Technology University 10/20/2020 1IT18021
  • 2. Learning Outcome • Floating Point Representation • IEEE 754 Standards For Floating Point Representation • Single Precision • Double Precision • Single Precision Addition 10/20/2020 IT18021 2
  • 3. Floating Point Representation The floating point representation does not reserve any specific number of bits for the integer part or the fractional part. Instead it reserve a certain point for the number and a certain number of bit where within that number the decimal place sits called the exponent. 10/20/2020 IT18021 3
  • 4. IEEE 754 Floating point representation According to IEEE754 standard, the floating point number is represented in following ways: • Half Precision(16bit):1 sign bit,5 bit exponent & 10 bit mantissa • Single Precision(32bit):1 sign bit,8 bit exponent & 23 bit mantissa • Double Precision(64bit):1 sign bit,11 bit exponent & 52bit mantissa • Extend precision(128bit):1 sign bit,15bit exponent & 112 bit mantissa 10/20/2020 IT18021 4
  • 5. Floating Point Representation 10/20/2020 IT18021 5 The floating point representation has two part : the one signed part called the mantissa and other called the exponent. (sign) × mantissa × 2exponent Sign Bit Exponent Mantissa
  • 6. Decimal To Binary Conversion 10/20/2020 IT18021 6 (55.35)10 = (?)2 (55)10=(110111)2 (0.35)10 = (010110)2 (45.45)10=(110111.010110)2 32 16 8 4 2 1 1 1 0 1 1 1 0.35 × 2 0 .7 0.7× 2 1 .4 .4 × 2 0 .8 .8× 2 1 .6 .6 × 2 1 .2 .2× 2 0 .4
  • 7. Scientific Notation - 1.602 ×10-19 sign significand Base Exponent 10/20/2020 IT18021 7
  • 8. IEEE 32-bit floating point representation 10/20/2020 IT18021 8 1-bit 8 -bit 23- bit Number representation: (-1)S × 1.M× 2E-127 Sign Bit Biased Exponent Trailing Significand bit or Mantissa
  • 9. IEEE 32-bit floating point representation (45.45)10=(101101.011100)2 Step -1: Normalize the number Step-2: Take the exponent and mantissa. Step-3:Find. the bias exponent by adding 127 Step-3:Normalize the mantissa by adding 1. Step -4:Set the sign bit 0 if positive otherwise 1 . For n bit exponent bias is 2n-1-1 10/20/2020 IT18021 9
  • 10. IEEE 32-bit floating point representation 10/20/2020 IT18021 10 (45.45)10 = (?)2 (45)10=(101101)2 (0.45)10 = (011100)2 (45.45)10=(101101.011100)2 32 16 8 4 2 1 1 0 1 1 0 1 0.45 × 2 0 .9 0.9 × 2 1 .8 .8 × 2 1 .6 .6 × 2 1 .2 .2 × 2 0 .4 .4 × 2 0 .8
  • 11. IEEE 32-bit floating point representation (45.45)10=(101101.011100)2 101101.011100 = 1.01101011100 × 25 Here bias exponent = 5 + 127 = 132 mantissa=01101011100 1-bit 8 -bit 23- bit 10/20/2020 IT18021 11 Sign Bit Biased Exponent Trailling Significand bit or Mantissa
  • 12. IEEE 32-bit floating point representation (132)10=(?)2 128 64 32 16 8 4 2 1 1 0 0 0 0 1 0 0 (132)10=(10000100)2 10/20/2020 IT18021 12 0 10000100 01101011100110011001100 1-bit 8 -bit 23- bit
  • 13. IEEE 64-bit floating point representation 1bit 11bits 52bits Here we use 211-1 – 1 = 1023 as bias value. 10/20/2020 IT18021 13 Sign Bit Biased Exponent Trailling Significand bit or Mantissa
  • 14. IEEE 64-bit floating point representation (45.45)10=(101101.011100)2 101101.011100 = 1.01101011100 × 25 Here bias exponent = 5 + 1023=1028= (10000000100)2 mantissa=01101011100 1-bit 11 -bits 52- bits 10/20/2020 IT18021 14 0 10000000100 01101011100110011001100……
  • 15. Convert Floating Point To Decimal 0100 0000 0100 0110 1011 0000 0000 0000 exponent Mantissa Number representation: (-1)S × 1.M× 2E-127 S=0 E=(1000000)2=(64) 10 M =(.100 0110 1011 0000 0000 0000 )2= (0.5537109375)10 (-1)0 × 1.5537109375 × 2 64-127 = 1.68453677×10−19 10/20/2020 IT18021 15
  • 16. Addition of floating point First consider addition in base 10 if exponent is the same the just add the significand 5.0E+2 +7.0E+2 12.0E+2=1.2E+3 10/20/2020 IT18021 16
  • 17. Addition of floating point 1.2232E+3 + 4.211E+5 First Normalize to higher exponent a. Find the difference between exponents b. Shift smaller number right by that amount 1.2232E+3=.012232E+5 10/20/2020 IT18021 17
  • 18. Addition of floating point 4.211 E+5 + 0.012232 E+5 4.223232 E+5 10/20/2020 IT18021 18
  • 19. 32Bit floating point addition a 0 1101 0111 111 0011 1010 0000 1100 0011 b 0 1101 0111 000 1110 0101 1111 0001 1100 Find the 32 bit floating point number representation of a+b . Here, e=(11010111)= (215)10 m= (111 0011 1010 0000 1100 0011) 10/20/2020 IT18021 19
  • 20. 32Bit floating point addition a= (-1)0 × 1. 111 0011 1010 0000 1100 0011 × 2127-215 =1.111 0011 1010 0000 1100 0011 × 212 e=(11010111)= (215)10 m= 000 1110 0101 1111 0001 1100 b= 1. 000 1110 0101 1111 0001 1100 × 212 + a= 1.111 0011 1010 0000 1100 0011 × 212 11 . 000 0 001 1111 1111 1101 1111 × 212 10/20/2020 IT18021 20