This document outlines how to simulate Verilog modules within MATLAB. It describes using Xilinx ISIM to generate a simulation executable from a module and testbench. A MATLAB function called runverilogmodule allows running the simulation executable and interfacing module inputs/outputs with MATLAB. An example short circuit module is provided to demonstrate the workflow, including a MATLAB wrapper function, Verilog testbench, and module code.