SlideShare a Scribd company logo
1 of 4
Download to read offline
EPN Article SupIRBuck
February 2008
New SupIRBuck Integrated DC-DC Regulators - Simply Smaller; Cooler
By Parviz Parto, Senior Systems/Application Manager and Cecilia Contenti,
Marketing Engineer,
International Rectifier
The proliferation of Point-of-Load (POL) solutions with unique power
specifications creates input rail routing issues. This represents today’s system
design challenge of distributed POL applications. In traditional server architecture,
two-stage power conversion is generally used. The first stage converts the 12V
input voltage to the rail voltage (3.3V or 5V) required for the second stage. The
second stage generates the output voltage required. This solution requires a
significant amount of board space and results in high power losses. However,
conventional POL solutions cannot directly operate with 12V input voltage. To
help designers implement a flexible, highly efficient and space-saving solution in
a low risk environment, International Rectifier has developed an alternative
approach. The SupIRBuck™ family of POL voltage regulators allows single input
rail operation from 5V to 14V. As a result, a single phase application can easily
be implemented with a single stage power conversion. The elimination of this first
stage enables better efficiency while freeing up board space. Moreover, this new
solution shrinks the silicon footprint by 70 percent compared to discrete solutions
while maintaining the same design flexibility offered by discrete solutions thanks
to the common footprint featured by the 4A, 7A and 12A SupIRBuck family.
A New Approach to Increasing Efficiency
A single-stage power conversion allows better efficiency than a dual-stage power
conversion. In the following example we compare the efficiency of the two
systems: a two-stage power conversion (Figure 1) and a single-stage power
conversion (Figure 2).
Figure 1) Architecture for 2-Stages Power Conversion
Figure 1) Architecture for 1-Stage Power Conversion
The power losses for the two-stage power conversion are about 9.2W and the
efficiency about 74.4 percent. In the case of the single-stage power conversion,
power losses are 4.76W and the efficiency 85 percent. Generally, a single-stage
power conversion enables a more efficient solution, with 4.44W less power loss.
In addition, the elimination of one power stage frees board space and reduces
cost. The final solution is more reliable, due to a reduced component count and
lower thermal stress.
A Solution to Reduce Board Size
The SupIRBuck family of point-of-load voltage regulators integrates high
performance synchronous buck converter ICs and benchmark trench technology
MOSFETs in a compact 5mm by 6mm Power QFN package, shrinking the silicon
footprint by 70 percent compared to discrete solutions (see Figure 3), and
offering 8 to 10 percent higher full-load efficiency than competing monolithic ICs.
The thermally enhanced package with a slim 0.9mm profile, allows mounting on
the backside of the motherboard for an additional space saving. The ability to use
a single stage power conversion, for a smaller footprint integrated solution,
together with the possibility of mounting the device on the backside of the
motherboard, make the devices ideally suited for space constrained, high density
server applications.
Figure 3: Board size comparison
Common features include pre-bias start up, fixed 600kHz switching frequency,
hiccup current limit, thermal shutdown, and precise output voltage regulation.
Optional features include tracking, programmable power good, and 300kHz
switching frequency to provide an additional two amps of output current capability.
Simplifying Embedded System Design
The SupIRBuck family of voltage regulators is designed for 4 amp, 7 amp and 12
amp of output load current at 600 KHz switching frequency (6 amp, 9 amp and
14 amp current at 300 KHz switching frequency). Because SupIRBuck has a
unique, scalable common footprint, designers can simply ‘cut and paste’ their
Discrete Solution:
3x3mm MLPD IC + 2 x SO8 FETs
SupIRBuck™
Board area: ~100 mm2
Board area: 30 mm2
design to significantly reduce risk and enable faster time-to-market. The current
requirements are generally unknown at the beginning of a design and can
change during the design process. A common footprint enables system
designers to migrate from one current-rating to another without changing the pcb
layout. Traditional monolithic or co-pack solutions feature different footprints for
every current level. Increasing the current or decreasing the current (for a cost
reduction) requires changing the layout, thereby increasing risk. Discrete
solutions allow the flexibility to change only the MOSFETs’ current rating.
However, a discrete solution typically requires second and third passes before a
design is successful. The discrete solution also introduces EMI issues due to
parasitic components such as board trace inductance.
SupIRBuck reduces the board space, minimizes the EMI problem and ensures
“first pass” success while providing the same design flexibility as the discrete
solution.
Conclusion
The SupIRBuck family of integrated voltage regulators makes it easy to power
any POL rails of the motherboard below 15 amps with a single footprint.
Designers can simply place the common footprint on the board, with the option,
at a later stage, to optimize the exact current level. This saves time and risk
upfront, and overall system cost later on.
SupIRBuck saves space and cost by eliminating the two-stage conversion and by
replacing discrete on-board solutions. These new integrated voltage regulators
reduce the size and quantity of external components, leaving more room for
value-added functions. In server systems, one-stage conversion allows 10.6
percent higher efficiency than the existing two-stage solution, simplifying
embedded power design and well suited to applications requiring efficiency,
lower cost, smaller footprint and standardization.
The addition of the SupIRBuck POL family to IR’s industry-leading XPhase® and
DirectFET® multiphase architecture allows the most efficient and complete
power solution for the data center including enterprise servers.

More Related Content

What's hot

Two stage power conversion architecture suitable for wide range input voltage
Two stage power conversion architecture suitable for wide range input voltageTwo stage power conversion architecture suitable for wide range input voltage
Two stage power conversion architecture suitable for wide range input voltageLeMeniz Infotech
 
Transformer Less FPGA Controlled 2-Stage Isolated Grid Connected PV System
Transformer Less FPGA Controlled 2-Stage Isolated Grid Connected PV SystemTransformer Less FPGA Controlled 2-Stage Isolated Grid Connected PV System
Transformer Less FPGA Controlled 2-Stage Isolated Grid Connected PV SystemAnoop S
 
Low Power Design Approach in VLSI
Low Power Design Approach in VLSILow Power Design Approach in VLSI
Low Power Design Approach in VLSISilicon Mentor
 
Low power in vlsi with upf basics part 2
Low power in vlsi with upf basics part 2Low power in vlsi with upf basics part 2
Low power in vlsi with upf basics part 2SUNODH GARLAPATI
 
Maximum Load The Wrong Specification for Pulsed Power Webinar
Maximum Load   The Wrong Specification for Pulsed Power WebinarMaximum Load   The Wrong Specification for Pulsed Power Webinar
Maximum Load The Wrong Specification for Pulsed Power WebinarVicor Corporation
 
Universal Four Leg v4
Universal Four Leg v4Universal Four Leg v4
Universal Four Leg v4AxelDijksman
 
Low power in vlsi with upf basics part 1
Low power in vlsi with upf basics part 1Low power in vlsi with upf basics part 1
Low power in vlsi with upf basics part 1SUNODH GARLAPATI
 
Clock gating
Clock gatingClock gating
Clock gatingMahi
 
Low Power VLSI Design Presentation_final
Low Power VLSI Design Presentation_finalLow Power VLSI Design Presentation_final
Low Power VLSI Design Presentation_finalJITENDER -
 
Automation network management solutions
Automation network management solutionsAutomation network management solutions
Automation network management solutionsPower System Operation
 
An Asymmetrical Dc-Dc Converter with a High Voltage Gain
An Asymmetrical Dc-Dc Converter with a High Voltage GainAn Asymmetrical Dc-Dc Converter with a High Voltage Gain
An Asymmetrical Dc-Dc Converter with a High Voltage GainIJMER
 
UPF-Based Static Low-Power Verification in Complex Power Structure SoC Design...
UPF-Based Static Low-Power Verification in Complex Power Structure SoC Design...UPF-Based Static Low-Power Verification in Complex Power Structure SoC Design...
UPF-Based Static Low-Power Verification in Complex Power Structure SoC Design...shaotao liu
 
What is data center availability modes slide
What is data center availability modes slideWhat is data center availability modes slide
What is data center availability modes slideLivin Jose
 
IJCER (www.ijceronline.com) International Journal of computational Engineerin...
IJCER (www.ijceronline.com) International Journal of computational Engineerin...IJCER (www.ijceronline.com) International Journal of computational Engineerin...
IJCER (www.ijceronline.com) International Journal of computational Engineerin...ijceronline
 
Guidelines for power plants (smps)
Guidelines for power plants (smps)Guidelines for power plants (smps)
Guidelines for power plants (smps)Anil Upadhyay
 
A Review of Low-Energy 1-Bit Full Adder Techniques for Power Deprived Applica...
A Review of Low-Energy 1-Bit Full Adder Techniques for Power Deprived Applica...A Review of Low-Energy 1-Bit Full Adder Techniques for Power Deprived Applica...
A Review of Low-Energy 1-Bit Full Adder Techniques for Power Deprived Applica...ijsrd.com
 
EPC - The Next Generation of Power
EPC - The Next Generation of PowerEPC - The Next Generation of Power
EPC - The Next Generation of PowerJohn Bryan
 
A Multilevel Energy Buffer and Voltage Modulator for Grid-Interfaced Micro-In...
A Multilevel Energy Buffer and Voltage Modulator for Grid-Interfaced Micro-In...A Multilevel Energy Buffer and Voltage Modulator for Grid-Interfaced Micro-In...
A Multilevel Energy Buffer and Voltage Modulator for Grid-Interfaced Micro-In...Projectsatbangalore
 

What's hot (20)

ISRO Funded IEEE Paper
ISRO Funded IEEE PaperISRO Funded IEEE Paper
ISRO Funded IEEE Paper
 
Two stage power conversion architecture suitable for wide range input voltage
Two stage power conversion architecture suitable for wide range input voltageTwo stage power conversion architecture suitable for wide range input voltage
Two stage power conversion architecture suitable for wide range input voltage
 
Transformer Less FPGA Controlled 2-Stage Isolated Grid Connected PV System
Transformer Less FPGA Controlled 2-Stage Isolated Grid Connected PV SystemTransformer Less FPGA Controlled 2-Stage Isolated Grid Connected PV System
Transformer Less FPGA Controlled 2-Stage Isolated Grid Connected PV System
 
Low Power Design Approach in VLSI
Low Power Design Approach in VLSILow Power Design Approach in VLSI
Low Power Design Approach in VLSI
 
Low power in vlsi with upf basics part 2
Low power in vlsi with upf basics part 2Low power in vlsi with upf basics part 2
Low power in vlsi with upf basics part 2
 
Altera trcak g
Altera  trcak gAltera  trcak g
Altera trcak g
 
Maximum Load The Wrong Specification for Pulsed Power Webinar
Maximum Load   The Wrong Specification for Pulsed Power WebinarMaximum Load   The Wrong Specification for Pulsed Power Webinar
Maximum Load The Wrong Specification for Pulsed Power Webinar
 
Universal Four Leg v4
Universal Four Leg v4Universal Four Leg v4
Universal Four Leg v4
 
Low power in vlsi with upf basics part 1
Low power in vlsi with upf basics part 1Low power in vlsi with upf basics part 1
Low power in vlsi with upf basics part 1
 
Clock gating
Clock gatingClock gating
Clock gating
 
Low Power VLSI Design Presentation_final
Low Power VLSI Design Presentation_finalLow Power VLSI Design Presentation_final
Low Power VLSI Design Presentation_final
 
Automation network management solutions
Automation network management solutionsAutomation network management solutions
Automation network management solutions
 
An Asymmetrical Dc-Dc Converter with a High Voltage Gain
An Asymmetrical Dc-Dc Converter with a High Voltage GainAn Asymmetrical Dc-Dc Converter with a High Voltage Gain
An Asymmetrical Dc-Dc Converter with a High Voltage Gain
 
UPF-Based Static Low-Power Verification in Complex Power Structure SoC Design...
UPF-Based Static Low-Power Verification in Complex Power Structure SoC Design...UPF-Based Static Low-Power Verification in Complex Power Structure SoC Design...
UPF-Based Static Low-Power Verification in Complex Power Structure SoC Design...
 
What is data center availability modes slide
What is data center availability modes slideWhat is data center availability modes slide
What is data center availability modes slide
 
IJCER (www.ijceronline.com) International Journal of computational Engineerin...
IJCER (www.ijceronline.com) International Journal of computational Engineerin...IJCER (www.ijceronline.com) International Journal of computational Engineerin...
IJCER (www.ijceronline.com) International Journal of computational Engineerin...
 
Guidelines for power plants (smps)
Guidelines for power plants (smps)Guidelines for power plants (smps)
Guidelines for power plants (smps)
 
A Review of Low-Energy 1-Bit Full Adder Techniques for Power Deprived Applica...
A Review of Low-Energy 1-Bit Full Adder Techniques for Power Deprived Applica...A Review of Low-Energy 1-Bit Full Adder Techniques for Power Deprived Applica...
A Review of Low-Energy 1-Bit Full Adder Techniques for Power Deprived Applica...
 
EPC - The Next Generation of Power
EPC - The Next Generation of PowerEPC - The Next Generation of Power
EPC - The Next Generation of Power
 
A Multilevel Energy Buffer and Voltage Modulator for Grid-Interfaced Micro-In...
A Multilevel Energy Buffer and Voltage Modulator for Grid-Interfaced Micro-In...A Multilevel Energy Buffer and Voltage Modulator for Grid-Interfaced Micro-In...
A Multilevel Energy Buffer and Voltage Modulator for Grid-Interfaced Micro-In...
 

Viewers also liked

Tomer - Monitoring Choices Affect our Discernment of Watershed Processes
Tomer - Monitoring Choices Affect our Discernment of Watershed Processes Tomer - Monitoring Choices Affect our Discernment of Watershed Processes
Tomer - Monitoring Choices Affect our Discernment of Watershed Processes Soil and Water Conservation Society
 
Downscaling seasonal forecast system using regional spectral model at funceme
Downscaling seasonal forecast system using regional spectral model at funcemeDownscaling seasonal forecast system using regional spectral model at funceme
Downscaling seasonal forecast system using regional spectral model at funcemeMarcelo Rodrigues
 
SSC Freezin For A Reason 5K_Jan2015_8 5x11
SSC Freezin For A Reason 5K_Jan2015_8 5x11SSC Freezin For A Reason 5K_Jan2015_8 5x11
SSC Freezin For A Reason 5K_Jan2015_8 5x11Aimee Smith
 
Feira de Conhecimento interdisciplinar
Feira de Conhecimento interdisciplinar Feira de Conhecimento interdisciplinar
Feira de Conhecimento interdisciplinar karinecosf
 
Descripción del cifrado
Descripción del cifradoDescripción del cifrado
Descripción del cifradoJulio Lopez
 
Cognitive Behaviour Coaching For Young Leaders
Cognitive Behaviour Coaching For Young LeadersCognitive Behaviour Coaching For Young Leaders
Cognitive Behaviour Coaching For Young Leadersrenjmat
 
Java 8 - Features Overview
Java 8 - Features OverviewJava 8 - Features Overview
Java 8 - Features OverviewSergii Stets
 
PNR Amadeus:Trabajo final
PNR Amadeus:Trabajo finalPNR Amadeus:Trabajo final
PNR Amadeus:Trabajo finaldecho11
 

Viewers also liked (17)

Mediation
MediationMediation
Mediation
 
Lawlab guidelines
Lawlab guidelinesLawlab guidelines
Lawlab guidelines
 
ทดสอบ3
ทดสอบ3ทดสอบ3
ทดสอบ3
 
Tomer - Monitoring Choices Affect our Discernment of Watershed Processes
Tomer - Monitoring Choices Affect our Discernment of Watershed Processes Tomer - Monitoring Choices Affect our Discernment of Watershed Processes
Tomer - Monitoring Choices Affect our Discernment of Watershed Processes
 
Downscaling seasonal forecast system using regional spectral model at funceme
Downscaling seasonal forecast system using regional spectral model at funcemeDownscaling seasonal forecast system using regional spectral model at funceme
Downscaling seasonal forecast system using regional spectral model at funceme
 
SSC Freezin For A Reason 5K_Jan2015_8 5x11
SSC Freezin For A Reason 5K_Jan2015_8 5x11SSC Freezin For A Reason 5K_Jan2015_8 5x11
SSC Freezin For A Reason 5K_Jan2015_8 5x11
 
Q1
Q1Q1
Q1
 
False arrest
False arrestFalse arrest
False arrest
 
Feira de Conhecimento interdisciplinar
Feira de Conhecimento interdisciplinar Feira de Conhecimento interdisciplinar
Feira de Conhecimento interdisciplinar
 
TAN
TANTAN
TAN
 
Descripción del cifrado
Descripción del cifradoDescripción del cifrado
Descripción del cifrado
 
Resume.pdf
Resume.pdfResume.pdf
Resume.pdf
 
Brochure CGFS
Brochure  CGFSBrochure  CGFS
Brochure CGFS
 
Aa01
Aa01Aa01
Aa01
 
Cognitive Behaviour Coaching For Young Leaders
Cognitive Behaviour Coaching For Young LeadersCognitive Behaviour Coaching For Young Leaders
Cognitive Behaviour Coaching For Young Leaders
 
Java 8 - Features Overview
Java 8 - Features OverviewJava 8 - Features Overview
Java 8 - Features Overview
 
PNR Amadeus:Trabajo final
PNR Amadeus:Trabajo finalPNR Amadeus:Trabajo final
PNR Amadeus:Trabajo final
 

Similar to Single Rail Operation Justification

A Five – Level Integrated AC – DC Converter
A Five – Level Integrated AC – DC ConverterA Five – Level Integrated AC – DC Converter
A Five – Level Integrated AC – DC ConverterIJTET Journal
 
International Journal of Engineering Research and Development
International Journal of Engineering Research and DevelopmentInternational Journal of Engineering Research and Development
International Journal of Engineering Research and DevelopmentIJERD Editor
 
Presentation on DC-DC converter for EV
Presentation on DC-DC converter for EVPresentation on DC-DC converter for EV
Presentation on DC-DC converter for EVUdayaKumar120822
 
High Voltage Gain with low Current Stress Interleaved Boost Converter for Pho...
High Voltage Gain with low Current Stress Interleaved Boost Converter for Pho...High Voltage Gain with low Current Stress Interleaved Boost Converter for Pho...
High Voltage Gain with low Current Stress Interleaved Boost Converter for Pho...Premier Publishers
 
IRJET- Power Scheduling Algorithm based Power Optimization of Mpsocs
IRJET-  	  Power Scheduling Algorithm based Power Optimization of MpsocsIRJET-  	  Power Scheduling Algorithm based Power Optimization of Mpsocs
IRJET- Power Scheduling Algorithm based Power Optimization of MpsocsIRJET Journal
 
Novel High Voltage Buck Boost Converter
Novel High Voltage Buck Boost ConverterNovel High Voltage Buck Boost Converter
Novel High Voltage Buck Boost ConverterIRJET Journal
 
Automatic power factor correction
Automatic power factor correction Automatic power factor correction
Automatic power factor correction VIKAS KUMAR MANJHI
 
BP_2010_05_High Eff Low Profile ACDC Power_SMappus May 2010_Edit SM
BP_2010_05_High Eff Low Profile ACDC Power_SMappus May 2010_Edit SMBP_2010_05_High Eff Low Profile ACDC Power_SMappus May 2010_Edit SM
BP_2010_05_High Eff Low Profile ACDC Power_SMappus May 2010_Edit SMSteve Mappus
 
Epcos Capacitors Dealers In India-System controls switchgear
Epcos Capacitors Dealers In India-System controls switchgearEpcos Capacitors Dealers In India-System controls switchgear
Epcos Capacitors Dealers In India-System controls switchgearsystemcontrols
 
New Topology for Transformer less Single Stage -Single Switch AC/DC Converter
New Topology for Transformer less Single Stage -Single Switch AC/DC ConverterNew Topology for Transformer less Single Stage -Single Switch AC/DC Converter
New Topology for Transformer less Single Stage -Single Switch AC/DC ConverterIJMER
 
Analysis and Design of Solar Photo voltaic Grid Connected Inverter
Analysis and Design of Solar Photo voltaic Grid Connected InverterAnalysis and Design of Solar Photo voltaic Grid Connected Inverter
Analysis and Design of Solar Photo voltaic Grid Connected Inverterijeei-iaes
 
Design of Half Bridge LLC Resonant Converter for Low Voltage Dc Applications
Design of Half Bridge LLC Resonant Converter for Low Voltage Dc ApplicationsDesign of Half Bridge LLC Resonant Converter for Low Voltage Dc Applications
Design of Half Bridge LLC Resonant Converter for Low Voltage Dc ApplicationsIOSRJEEE
 
A Review on Modeling and Analysis of Multi Stage with Multi Phase DC DC Boost...
A Review on Modeling and Analysis of Multi Stage with Multi Phase DC DC Boost...A Review on Modeling and Analysis of Multi Stage with Multi Phase DC DC Boost...
A Review on Modeling and Analysis of Multi Stage with Multi Phase DC DC Boost...YogeshIJTSRD
 
Review on Design and Performance Analysis of Low Power Transceiver Circuit in...
Review on Design and Performance Analysis of Low Power Transceiver Circuit in...Review on Design and Performance Analysis of Low Power Transceiver Circuit in...
Review on Design and Performance Analysis of Low Power Transceiver Circuit in...iosrjce
 
A Novel Integrated AC-DC Five Level Converter Strategy for Power Factor Corre...
A Novel Integrated AC-DC Five Level Converter Strategy for Power Factor Corre...A Novel Integrated AC-DC Five Level Converter Strategy for Power Factor Corre...
A Novel Integrated AC-DC Five Level Converter Strategy for Power Factor Corre...IJMTST Journal
 
High Step-Up Converter with Voltage Multiplier Module for Renewable Energy Sy...
High Step-Up Converter with Voltage Multiplier Module for Renewable Energy Sy...High Step-Up Converter with Voltage Multiplier Module for Renewable Energy Sy...
High Step-Up Converter with Voltage Multiplier Module for Renewable Energy Sy...irjes
 
High Step-Up Converter with Voltage Multiplier Module for Renewable Energy Sy...
High Step-Up Converter with Voltage Multiplier Module for Renewable Energy Sy...High Step-Up Converter with Voltage Multiplier Module for Renewable Energy Sy...
High Step-Up Converter with Voltage Multiplier Module for Renewable Energy Sy...IJRES Journal
 

Similar to Single Rail Operation Justification (20)

A Five – Level Integrated AC – DC Converter
A Five – Level Integrated AC – DC ConverterA Five – Level Integrated AC – DC Converter
A Five – Level Integrated AC – DC Converter
 
International Journal of Engineering Research and Development
International Journal of Engineering Research and DevelopmentInternational Journal of Engineering Research and Development
International Journal of Engineering Research and Development
 
Presentation on DC-DC converter for EV
Presentation on DC-DC converter for EVPresentation on DC-DC converter for EV
Presentation on DC-DC converter for EV
 
High Voltage Gain with low Current Stress Interleaved Boost Converter for Pho...
High Voltage Gain with low Current Stress Interleaved Boost Converter for Pho...High Voltage Gain with low Current Stress Interleaved Boost Converter for Pho...
High Voltage Gain with low Current Stress Interleaved Boost Converter for Pho...
 
IRJET- Power Scheduling Algorithm based Power Optimization of Mpsocs
IRJET-  	  Power Scheduling Algorithm based Power Optimization of MpsocsIRJET-  	  Power Scheduling Algorithm based Power Optimization of Mpsocs
IRJET- Power Scheduling Algorithm based Power Optimization of Mpsocs
 
Novel High Voltage Buck Boost Converter
Novel High Voltage Buck Boost ConverterNovel High Voltage Buck Boost Converter
Novel High Voltage Buck Boost Converter
 
Automatic power factor correction
Automatic power factor correction Automatic power factor correction
Automatic power factor correction
 
[IJET- V2I2P17] Authors: Gaurav B. Patil., Paresh J. Shah
[IJET- V2I2P17] Authors: Gaurav B. Patil., Paresh J. Shah[IJET- V2I2P17] Authors: Gaurav B. Patil., Paresh J. Shah
[IJET- V2I2P17] Authors: Gaurav B. Patil., Paresh J. Shah
 
BP_2010_05_High Eff Low Profile ACDC Power_SMappus May 2010_Edit SM
BP_2010_05_High Eff Low Profile ACDC Power_SMappus May 2010_Edit SMBP_2010_05_High Eff Low Profile ACDC Power_SMappus May 2010_Edit SM
BP_2010_05_High Eff Low Profile ACDC Power_SMappus May 2010_Edit SM
 
Epcos Capacitors Dealers In India-System controls switchgear
Epcos Capacitors Dealers In India-System controls switchgearEpcos Capacitors Dealers In India-System controls switchgear
Epcos Capacitors Dealers In India-System controls switchgear
 
New Topology for Transformer less Single Stage -Single Switch AC/DC Converter
New Topology for Transformer less Single Stage -Single Switch AC/DC ConverterNew Topology for Transformer less Single Stage -Single Switch AC/DC Converter
New Topology for Transformer less Single Stage -Single Switch AC/DC Converter
 
F42033342
F42033342F42033342
F42033342
 
Analysis and Design of Solar Photo voltaic Grid Connected Inverter
Analysis and Design of Solar Photo voltaic Grid Connected InverterAnalysis and Design of Solar Photo voltaic Grid Connected Inverter
Analysis and Design of Solar Photo voltaic Grid Connected Inverter
 
Design of Half Bridge LLC Resonant Converter for Low Voltage Dc Applications
Design of Half Bridge LLC Resonant Converter for Low Voltage Dc ApplicationsDesign of Half Bridge LLC Resonant Converter for Low Voltage Dc Applications
Design of Half Bridge LLC Resonant Converter for Low Voltage Dc Applications
 
A Review on Modeling and Analysis of Multi Stage with Multi Phase DC DC Boost...
A Review on Modeling and Analysis of Multi Stage with Multi Phase DC DC Boost...A Review on Modeling and Analysis of Multi Stage with Multi Phase DC DC Boost...
A Review on Modeling and Analysis of Multi Stage with Multi Phase DC DC Boost...
 
Review on Design and Performance Analysis of Low Power Transceiver Circuit in...
Review on Design and Performance Analysis of Low Power Transceiver Circuit in...Review on Design and Performance Analysis of Low Power Transceiver Circuit in...
Review on Design and Performance Analysis of Low Power Transceiver Circuit in...
 
A011110105
A011110105A011110105
A011110105
 
A Novel Integrated AC-DC Five Level Converter Strategy for Power Factor Corre...
A Novel Integrated AC-DC Five Level Converter Strategy for Power Factor Corre...A Novel Integrated AC-DC Five Level Converter Strategy for Power Factor Corre...
A Novel Integrated AC-DC Five Level Converter Strategy for Power Factor Corre...
 
High Step-Up Converter with Voltage Multiplier Module for Renewable Energy Sy...
High Step-Up Converter with Voltage Multiplier Module for Renewable Energy Sy...High Step-Up Converter with Voltage Multiplier Module for Renewable Energy Sy...
High Step-Up Converter with Voltage Multiplier Module for Renewable Energy Sy...
 
High Step-Up Converter with Voltage Multiplier Module for Renewable Energy Sy...
High Step-Up Converter with Voltage Multiplier Module for Renewable Energy Sy...High Step-Up Converter with Voltage Multiplier Module for Renewable Energy Sy...
High Step-Up Converter with Voltage Multiplier Module for Renewable Energy Sy...
 

More from Parviz Parto

More from Parviz Parto (7)

Parviz-PCIM99
Parviz-PCIM99Parviz-PCIM99
Parviz-PCIM99
 
PCIM10 3-22-10-rev 2.0
PCIM10 3-22-10-rev 2.0PCIM10 3-22-10-rev 2.0
PCIM10 3-22-10-rev 2.0
 
IEEE 2004
IEEE 2004IEEE 2004
IEEE 2004
 
H2PToday1201_design_IR
H2PToday1201_design_IRH2PToday1201_design_IR
H2PToday1201_design_IR
 
EEtimes-Improve Tracking
EEtimes-Improve TrackingEEtimes-Improve Tracking
EEtimes-Improve Tracking
 
DE_Final1
DE_Final1DE_Final1
DE_Final1
 
Article 507 EPN April 08
Article 507 EPN April 08Article 507 EPN April 08
Article 507 EPN April 08
 

Single Rail Operation Justification

  • 1. EPN Article SupIRBuck February 2008 New SupIRBuck Integrated DC-DC Regulators - Simply Smaller; Cooler By Parviz Parto, Senior Systems/Application Manager and Cecilia Contenti, Marketing Engineer, International Rectifier The proliferation of Point-of-Load (POL) solutions with unique power specifications creates input rail routing issues. This represents today’s system design challenge of distributed POL applications. In traditional server architecture, two-stage power conversion is generally used. The first stage converts the 12V input voltage to the rail voltage (3.3V or 5V) required for the second stage. The second stage generates the output voltage required. This solution requires a significant amount of board space and results in high power losses. However, conventional POL solutions cannot directly operate with 12V input voltage. To help designers implement a flexible, highly efficient and space-saving solution in a low risk environment, International Rectifier has developed an alternative approach. The SupIRBuck™ family of POL voltage regulators allows single input rail operation from 5V to 14V. As a result, a single phase application can easily be implemented with a single stage power conversion. The elimination of this first stage enables better efficiency while freeing up board space. Moreover, this new solution shrinks the silicon footprint by 70 percent compared to discrete solutions while maintaining the same design flexibility offered by discrete solutions thanks to the common footprint featured by the 4A, 7A and 12A SupIRBuck family. A New Approach to Increasing Efficiency A single-stage power conversion allows better efficiency than a dual-stage power conversion. In the following example we compare the efficiency of the two systems: a two-stage power conversion (Figure 1) and a single-stage power conversion (Figure 2).
  • 2. Figure 1) Architecture for 2-Stages Power Conversion Figure 1) Architecture for 1-Stage Power Conversion The power losses for the two-stage power conversion are about 9.2W and the efficiency about 74.4 percent. In the case of the single-stage power conversion, power losses are 4.76W and the efficiency 85 percent. Generally, a single-stage power conversion enables a more efficient solution, with 4.44W less power loss.
  • 3. In addition, the elimination of one power stage frees board space and reduces cost. The final solution is more reliable, due to a reduced component count and lower thermal stress. A Solution to Reduce Board Size The SupIRBuck family of point-of-load voltage regulators integrates high performance synchronous buck converter ICs and benchmark trench technology MOSFETs in a compact 5mm by 6mm Power QFN package, shrinking the silicon footprint by 70 percent compared to discrete solutions (see Figure 3), and offering 8 to 10 percent higher full-load efficiency than competing monolithic ICs. The thermally enhanced package with a slim 0.9mm profile, allows mounting on the backside of the motherboard for an additional space saving. The ability to use a single stage power conversion, for a smaller footprint integrated solution, together with the possibility of mounting the device on the backside of the motherboard, make the devices ideally suited for space constrained, high density server applications. Figure 3: Board size comparison Common features include pre-bias start up, fixed 600kHz switching frequency, hiccup current limit, thermal shutdown, and precise output voltage regulation. Optional features include tracking, programmable power good, and 300kHz switching frequency to provide an additional two amps of output current capability. Simplifying Embedded System Design The SupIRBuck family of voltage regulators is designed for 4 amp, 7 amp and 12 amp of output load current at 600 KHz switching frequency (6 amp, 9 amp and 14 amp current at 300 KHz switching frequency). Because SupIRBuck has a unique, scalable common footprint, designers can simply ‘cut and paste’ their Discrete Solution: 3x3mm MLPD IC + 2 x SO8 FETs SupIRBuck™ Board area: ~100 mm2 Board area: 30 mm2
  • 4. design to significantly reduce risk and enable faster time-to-market. The current requirements are generally unknown at the beginning of a design and can change during the design process. A common footprint enables system designers to migrate from one current-rating to another without changing the pcb layout. Traditional monolithic or co-pack solutions feature different footprints for every current level. Increasing the current or decreasing the current (for a cost reduction) requires changing the layout, thereby increasing risk. Discrete solutions allow the flexibility to change only the MOSFETs’ current rating. However, a discrete solution typically requires second and third passes before a design is successful. The discrete solution also introduces EMI issues due to parasitic components such as board trace inductance. SupIRBuck reduces the board space, minimizes the EMI problem and ensures “first pass” success while providing the same design flexibility as the discrete solution. Conclusion The SupIRBuck family of integrated voltage regulators makes it easy to power any POL rails of the motherboard below 15 amps with a single footprint. Designers can simply place the common footprint on the board, with the option, at a later stage, to optimize the exact current level. This saves time and risk upfront, and overall system cost later on. SupIRBuck saves space and cost by eliminating the two-stage conversion and by replacing discrete on-board solutions. These new integrated voltage regulators reduce the size and quantity of external components, leaving more room for value-added functions. In server systems, one-stage conversion allows 10.6 percent higher efficiency than the existing two-stage solution, simplifying embedded power design and well suited to applications requiring efficiency, lower cost, smaller footprint and standardization. The addition of the SupIRBuck POL family to IR’s industry-leading XPhase® and DirectFET® multiphase architecture allows the most efficient and complete power solution for the data center including enterprise servers.