SlideShare une entreprise Scribd logo
1  sur  8
Télécharger pour lire hors ligne
Name : BEERAM YOGESH KUMAR
REDDY
ADMIN.NO: 20951A04Q0
DEPARTMENT OF ECE-B SECTION
TOPIC: General bus operation
of microprocessor
• The 8086 has a combined address and data bus commonly referred as a time multiplexed
address and data bus.
• The main reason behind multiplexing address and data over the same pins is the
maximum , utilisation of processor pins and it facilitates the use of 40 pin standard DIP
package.
• The bus can be demultiplexed using a few latches and trans-receivers, whenever
required.
• Basically, all the processor bus cycles consist of at least four clock cycles. These are
referred to as T1, T2, T3, T4. The address is transmitted by the processor during T1. It is
present on the bus only for one cycle.
• The negative edge of this ALE pulse is used to separate the address and the data or status information. In
maximum mode, the status lines S0, S1 and S2 are used to indicate the type of operation.
• Status bits S3 to S7 are multiplexed with higher order address bits and the BHE signal. Address is valid
during T1 while status bits S3 to S7 are valid during T2 through T4.
• The 8086 has a combined address and data bus commonly referred to as a time multiplexed
• address and data bus. The main reason behind multiplexing address and data over the same pins is the
maximum utilization of processor pins and it facilitates the use of 40 pin standard DIP package. The bus
can be demultiplexed using a few latches and trans-receivers, whenever required. Basically, all the
processor bus cycles consist of at least four clock cycles.
• These are referred to as T1, T2, T3 and T4. The address is transmitted by the processor during T1. It is
present on the bus only for one cycle. During T2, i.e. the next cycle, the bus is tri-stated the direction of bus
for the following data read cycle. The data transfer takes place during T3 and T4.In case, an addressed
device is slow and shows 'NOT READY' status the wait states Tw are inserted between T3 and T4.
• These clock states during wait period are called idle states (T),wait states (Tw) or inactive states. The
processor uses these cycles for internal housekeeping. The address latch enable (ALE) signal is emitted
during T1 by the processor (minimum mode) or the bus controller (maximum mode) depending upon the
status of the MN MX input. The negative edge of this ALE pulse is used to separate the address and the
data or In maximum mode, the status lines S0, Sl and S2 are used to indicate the type of operation .Status
bits S3 to S7 are multiplexed with higher order address bits and the BHE signal.
• Address is valid during T1 while the status bits S3 to S7 are valid during T2 through T4.
mpmcconcept.pptx
• In the maximum mode, the 8086 is operated by
strapping the MN/MX pin to ground.
• In this mode, the processor derives the status signal
S2, S1, S0. Another chip called bus controller derives
the control signal using this status information .
• In the maximum mode, there may be more than one
microprocessor in the system configuration.
• In a minimum mode 8086 system, the microprocessor
8086 is operated in minimum mode by strapping its
MN/MX pin to logic 1.
• In this mode, all the control signals are given out by the
microprocessor chip itself.
• There is a single microprocessor in the minimum mode
system.
mpmcconcept.pptx

Contenu connexe

Similaire à mpmcconcept.pptx

8086 Programing.ppt
8086 Programing.ppt8086 Programing.ppt
8086 Programing.pptDrRRAMAN
 
8086_architecture.ppt
8086_architecture.ppt8086_architecture.ppt
8086_architecture.pptSanjay164567
 
8086_architecture.ppt
8086_architecture.ppt8086_architecture.ppt
8086_architecture.pptssuserbe76c3
 
8086_architecture.ppt
8086_architecture.ppt8086_architecture.ppt
8086_architecture.pptHarshShah659
 
8086 – CPU –Pin Diagram.pptx
8086 – CPU –Pin Diagram.pptx8086 – CPU –Pin Diagram.pptx
8086 – CPU –Pin Diagram.pptx5G8Rajendra
 
Chapter 6 hardware structure of 8086
Chapter 6  hardware structure of 8086Chapter 6  hardware structure of 8086
Chapter 6 hardware structure of 8086SHREEHARI WADAWADAGI
 
System bus timing 8086
System bus timing 8086System bus timing 8086
System bus timing 8086mpsrekha83
 
COA PRESENTATION 8085 machine cycle.pptx
COA PRESENTATION 8085 machine cycle.pptxCOA PRESENTATION 8085 machine cycle.pptx
COA PRESENTATION 8085 machine cycle.pptxAyush51240
 
Coi2 pin description of 8086
Coi2 pin description of 8086 Coi2 pin description of 8086
Coi2 pin description of 8086 marellahemanth
 
8086 in minimum mode
8086 in minimum mode8086 in minimum mode
8086 in minimum modeSridari Iyer
 
Minimum Modes and Maximum Modes of 8086 Microprocessor
Minimum Modes and Maximum Modes of 8086 MicroprocessorMinimum Modes and Maximum Modes of 8086 Microprocessor
Minimum Modes and Maximum Modes of 8086 MicroprocessorNikhil Kumar
 
Application of 8086 and 8085 Microprocessor in Robots.pptx
Application of 8086 and 8085 Microprocessor in Robots.pptxApplication of 8086 and 8085 Microprocessor in Robots.pptx
Application of 8086 and 8085 Microprocessor in Robots.pptxssuser631ea0
 
Intel 8086 internal architecture & pin diagram
Intel 8086 internal architecture & pin diagramIntel 8086 internal architecture & pin diagram
Intel 8086 internal architecture & pin diagramkrunal47
 
Ppt micro fianle (1)
Ppt micro fianle (1)Ppt micro fianle (1)
Ppt micro fianle (1)Pavni Gairola
 

Similaire à mpmcconcept.pptx (20)

8086 Programing.ppt
8086 Programing.ppt8086 Programing.ppt
8086 Programing.ppt
 
8086_architecture.ppt
8086_architecture.ppt8086_architecture.ppt
8086_architecture.ppt
 
8086_architecture.ppt
8086_architecture.ppt8086_architecture.ppt
8086_architecture.ppt
 
8086_architecture.ppt
8086_architecture.ppt8086_architecture.ppt
8086_architecture.ppt
 
8086_architecture.ppt
8086_architecture.ppt8086_architecture.ppt
8086_architecture.ppt
 
timing diagram.pptx
timing diagram.pptxtiming diagram.pptx
timing diagram.pptx
 
8086 – CPU –Pin Diagram.pptx
8086 – CPU –Pin Diagram.pptx8086 – CPU –Pin Diagram.pptx
8086 – CPU –Pin Diagram.pptx
 
Chapter 6 hardware structure of 8086
Chapter 6  hardware structure of 8086Chapter 6  hardware structure of 8086
Chapter 6 hardware structure of 8086
 
System bus timing 8086
System bus timing 8086System bus timing 8086
System bus timing 8086
 
COA PRESENTATION 8085 machine cycle.pptx
COA PRESENTATION 8085 machine cycle.pptxCOA PRESENTATION 8085 machine cycle.pptx
COA PRESENTATION 8085 machine cycle.pptx
 
Lect 5
Lect 5Lect 5
Lect 5
 
Coi2 pin description of 8086
Coi2 pin description of 8086 Coi2 pin description of 8086
Coi2 pin description of 8086
 
8086 in minimum mode
8086 in minimum mode8086 in minimum mode
8086 in minimum mode
 
Minimum Modes and Maximum Modes of 8086 Microprocessor
Minimum Modes and Maximum Modes of 8086 MicroprocessorMinimum Modes and Maximum Modes of 8086 Microprocessor
Minimum Modes and Maximum Modes of 8086 Microprocessor
 
8086 datasheet
8086 datasheet8086 datasheet
8086 datasheet
 
8086 datasheet
8086 datasheet8086 datasheet
8086 datasheet
 
Microprocessor
MicroprocessorMicroprocessor
Microprocessor
 
Application of 8086 and 8085 Microprocessor in Robots.pptx
Application of 8086 and 8085 Microprocessor in Robots.pptxApplication of 8086 and 8085 Microprocessor in Robots.pptx
Application of 8086 and 8085 Microprocessor in Robots.pptx
 
Intel 8086 internal architecture & pin diagram
Intel 8086 internal architecture & pin diagramIntel 8086 internal architecture & pin diagram
Intel 8086 internal architecture & pin diagram
 
Ppt micro fianle (1)
Ppt micro fianle (1)Ppt micro fianle (1)
Ppt micro fianle (1)
 

Dernier

9 Steps For Building Winning Founding Team
9 Steps For Building Winning Founding Team9 Steps For Building Winning Founding Team
9 Steps For Building Winning Founding TeamAdam Moalla
 
NIST Cybersecurity Framework (CSF) 2.0 Workshop
NIST Cybersecurity Framework (CSF) 2.0 WorkshopNIST Cybersecurity Framework (CSF) 2.0 Workshop
NIST Cybersecurity Framework (CSF) 2.0 WorkshopBachir Benyammi
 
Things you didn't know you can use in your Salesforce
Things you didn't know you can use in your SalesforceThings you didn't know you can use in your Salesforce
Things you didn't know you can use in your SalesforceMartin Humpolec
 
COMPUTER 10: Lesson 7 - File Storage and Online Collaboration
COMPUTER 10: Lesson 7 - File Storage and Online CollaborationCOMPUTER 10: Lesson 7 - File Storage and Online Collaboration
COMPUTER 10: Lesson 7 - File Storage and Online Collaborationbruanjhuli
 
Salesforce Miami User Group Event - 1st Quarter 2024
Salesforce Miami User Group Event - 1st Quarter 2024Salesforce Miami User Group Event - 1st Quarter 2024
Salesforce Miami User Group Event - 1st Quarter 2024SkyPlanner
 
Machine Learning Model Validation (Aijun Zhang 2024).pdf
Machine Learning Model Validation (Aijun Zhang 2024).pdfMachine Learning Model Validation (Aijun Zhang 2024).pdf
Machine Learning Model Validation (Aijun Zhang 2024).pdfAijun Zhang
 
UiPath Studio Web workshop series - Day 8
UiPath Studio Web workshop series - Day 8UiPath Studio Web workshop series - Day 8
UiPath Studio Web workshop series - Day 8DianaGray10
 
Comparing Sidecar-less Service Mesh from Cilium and Istio
Comparing Sidecar-less Service Mesh from Cilium and IstioComparing Sidecar-less Service Mesh from Cilium and Istio
Comparing Sidecar-less Service Mesh from Cilium and IstioChristian Posta
 
UWB Technology for Enhanced Indoor and Outdoor Positioning in Physiological M...
UWB Technology for Enhanced Indoor and Outdoor Positioning in Physiological M...UWB Technology for Enhanced Indoor and Outdoor Positioning in Physiological M...
UWB Technology for Enhanced Indoor and Outdoor Positioning in Physiological M...UbiTrack UK
 
Designing A Time bound resource download URL
Designing A Time bound resource download URLDesigning A Time bound resource download URL
Designing A Time bound resource download URLRuncy Oommen
 
Introduction to Quantum Computing
Introduction to Quantum ComputingIntroduction to Quantum Computing
Introduction to Quantum ComputingGDSC PJATK
 
Videogame localization & technology_ how to enhance the power of translation.pdf
Videogame localization & technology_ how to enhance the power of translation.pdfVideogame localization & technology_ how to enhance the power of translation.pdf
Videogame localization & technology_ how to enhance the power of translation.pdfinfogdgmi
 
IaC & GitOps in a Nutshell - a FridayInANuthshell Episode.pdf
IaC & GitOps in a Nutshell - a FridayInANuthshell Episode.pdfIaC & GitOps in a Nutshell - a FridayInANuthshell Episode.pdf
IaC & GitOps in a Nutshell - a FridayInANuthshell Episode.pdfDaniel Santiago Silva Capera
 
Linked Data in Production: Moving Beyond Ontologies
Linked Data in Production: Moving Beyond OntologiesLinked Data in Production: Moving Beyond Ontologies
Linked Data in Production: Moving Beyond OntologiesDavid Newbury
 
AI Fame Rush Review – Virtual Influencer Creation In Just Minutes
AI Fame Rush Review – Virtual Influencer Creation In Just MinutesAI Fame Rush Review – Virtual Influencer Creation In Just Minutes
AI Fame Rush Review – Virtual Influencer Creation In Just MinutesMd Hossain Ali
 
Babel Compiler - Transforming JavaScript for All Browsers.pptx
Babel Compiler - Transforming JavaScript for All Browsers.pptxBabel Compiler - Transforming JavaScript for All Browsers.pptx
Babel Compiler - Transforming JavaScript for All Browsers.pptxYounusS2
 
KubeConEU24-Monitoring Kubernetes and Cloud Spend with OpenCost
KubeConEU24-Monitoring Kubernetes and Cloud Spend with OpenCostKubeConEU24-Monitoring Kubernetes and Cloud Spend with OpenCost
KubeConEU24-Monitoring Kubernetes and Cloud Spend with OpenCostMatt Ray
 
IESVE Software for Florida Code Compliance Using ASHRAE 90.1-2019
IESVE Software for Florida Code Compliance Using ASHRAE 90.1-2019IESVE Software for Florida Code Compliance Using ASHRAE 90.1-2019
IESVE Software for Florida Code Compliance Using ASHRAE 90.1-2019IES VE
 
UiPath Studio Web workshop series - Day 7
UiPath Studio Web workshop series - Day 7UiPath Studio Web workshop series - Day 7
UiPath Studio Web workshop series - Day 7DianaGray10
 
Connector Corner: Extending LLM automation use cases with UiPath GenAI connec...
Connector Corner: Extending LLM automation use cases with UiPath GenAI connec...Connector Corner: Extending LLM automation use cases with UiPath GenAI connec...
Connector Corner: Extending LLM automation use cases with UiPath GenAI connec...DianaGray10
 

Dernier (20)

9 Steps For Building Winning Founding Team
9 Steps For Building Winning Founding Team9 Steps For Building Winning Founding Team
9 Steps For Building Winning Founding Team
 
NIST Cybersecurity Framework (CSF) 2.0 Workshop
NIST Cybersecurity Framework (CSF) 2.0 WorkshopNIST Cybersecurity Framework (CSF) 2.0 Workshop
NIST Cybersecurity Framework (CSF) 2.0 Workshop
 
Things you didn't know you can use in your Salesforce
Things you didn't know you can use in your SalesforceThings you didn't know you can use in your Salesforce
Things you didn't know you can use in your Salesforce
 
COMPUTER 10: Lesson 7 - File Storage and Online Collaboration
COMPUTER 10: Lesson 7 - File Storage and Online CollaborationCOMPUTER 10: Lesson 7 - File Storage and Online Collaboration
COMPUTER 10: Lesson 7 - File Storage and Online Collaboration
 
Salesforce Miami User Group Event - 1st Quarter 2024
Salesforce Miami User Group Event - 1st Quarter 2024Salesforce Miami User Group Event - 1st Quarter 2024
Salesforce Miami User Group Event - 1st Quarter 2024
 
Machine Learning Model Validation (Aijun Zhang 2024).pdf
Machine Learning Model Validation (Aijun Zhang 2024).pdfMachine Learning Model Validation (Aijun Zhang 2024).pdf
Machine Learning Model Validation (Aijun Zhang 2024).pdf
 
UiPath Studio Web workshop series - Day 8
UiPath Studio Web workshop series - Day 8UiPath Studio Web workshop series - Day 8
UiPath Studio Web workshop series - Day 8
 
Comparing Sidecar-less Service Mesh from Cilium and Istio
Comparing Sidecar-less Service Mesh from Cilium and IstioComparing Sidecar-less Service Mesh from Cilium and Istio
Comparing Sidecar-less Service Mesh from Cilium and Istio
 
UWB Technology for Enhanced Indoor and Outdoor Positioning in Physiological M...
UWB Technology for Enhanced Indoor and Outdoor Positioning in Physiological M...UWB Technology for Enhanced Indoor and Outdoor Positioning in Physiological M...
UWB Technology for Enhanced Indoor and Outdoor Positioning in Physiological M...
 
Designing A Time bound resource download URL
Designing A Time bound resource download URLDesigning A Time bound resource download URL
Designing A Time bound resource download URL
 
Introduction to Quantum Computing
Introduction to Quantum ComputingIntroduction to Quantum Computing
Introduction to Quantum Computing
 
Videogame localization & technology_ how to enhance the power of translation.pdf
Videogame localization & technology_ how to enhance the power of translation.pdfVideogame localization & technology_ how to enhance the power of translation.pdf
Videogame localization & technology_ how to enhance the power of translation.pdf
 
IaC & GitOps in a Nutshell - a FridayInANuthshell Episode.pdf
IaC & GitOps in a Nutshell - a FridayInANuthshell Episode.pdfIaC & GitOps in a Nutshell - a FridayInANuthshell Episode.pdf
IaC & GitOps in a Nutshell - a FridayInANuthshell Episode.pdf
 
Linked Data in Production: Moving Beyond Ontologies
Linked Data in Production: Moving Beyond OntologiesLinked Data in Production: Moving Beyond Ontologies
Linked Data in Production: Moving Beyond Ontologies
 
AI Fame Rush Review – Virtual Influencer Creation In Just Minutes
AI Fame Rush Review – Virtual Influencer Creation In Just MinutesAI Fame Rush Review – Virtual Influencer Creation In Just Minutes
AI Fame Rush Review – Virtual Influencer Creation In Just Minutes
 
Babel Compiler - Transforming JavaScript for All Browsers.pptx
Babel Compiler - Transforming JavaScript for All Browsers.pptxBabel Compiler - Transforming JavaScript for All Browsers.pptx
Babel Compiler - Transforming JavaScript for All Browsers.pptx
 
KubeConEU24-Monitoring Kubernetes and Cloud Spend with OpenCost
KubeConEU24-Monitoring Kubernetes and Cloud Spend with OpenCostKubeConEU24-Monitoring Kubernetes and Cloud Spend with OpenCost
KubeConEU24-Monitoring Kubernetes and Cloud Spend with OpenCost
 
IESVE Software for Florida Code Compliance Using ASHRAE 90.1-2019
IESVE Software for Florida Code Compliance Using ASHRAE 90.1-2019IESVE Software for Florida Code Compliance Using ASHRAE 90.1-2019
IESVE Software for Florida Code Compliance Using ASHRAE 90.1-2019
 
UiPath Studio Web workshop series - Day 7
UiPath Studio Web workshop series - Day 7UiPath Studio Web workshop series - Day 7
UiPath Studio Web workshop series - Day 7
 
Connector Corner: Extending LLM automation use cases with UiPath GenAI connec...
Connector Corner: Extending LLM automation use cases with UiPath GenAI connec...Connector Corner: Extending LLM automation use cases with UiPath GenAI connec...
Connector Corner: Extending LLM automation use cases with UiPath GenAI connec...
 

mpmcconcept.pptx

  • 1. Name : BEERAM YOGESH KUMAR REDDY ADMIN.NO: 20951A04Q0 DEPARTMENT OF ECE-B SECTION
  • 2. TOPIC: General bus operation of microprocessor
  • 3. • The 8086 has a combined address and data bus commonly referred as a time multiplexed address and data bus. • The main reason behind multiplexing address and data over the same pins is the maximum , utilisation of processor pins and it facilitates the use of 40 pin standard DIP package. • The bus can be demultiplexed using a few latches and trans-receivers, whenever required. • Basically, all the processor bus cycles consist of at least four clock cycles. These are referred to as T1, T2, T3, T4. The address is transmitted by the processor during T1. It is present on the bus only for one cycle.
  • 4. • The negative edge of this ALE pulse is used to separate the address and the data or status information. In maximum mode, the status lines S0, S1 and S2 are used to indicate the type of operation. • Status bits S3 to S7 are multiplexed with higher order address bits and the BHE signal. Address is valid during T1 while status bits S3 to S7 are valid during T2 through T4. • The 8086 has a combined address and data bus commonly referred to as a time multiplexed • address and data bus. The main reason behind multiplexing address and data over the same pins is the maximum utilization of processor pins and it facilitates the use of 40 pin standard DIP package. The bus can be demultiplexed using a few latches and trans-receivers, whenever required. Basically, all the processor bus cycles consist of at least four clock cycles. • These are referred to as T1, T2, T3 and T4. The address is transmitted by the processor during T1. It is present on the bus only for one cycle. During T2, i.e. the next cycle, the bus is tri-stated the direction of bus for the following data read cycle. The data transfer takes place during T3 and T4.In case, an addressed device is slow and shows 'NOT READY' status the wait states Tw are inserted between T3 and T4. • These clock states during wait period are called idle states (T),wait states (Tw) or inactive states. The processor uses these cycles for internal housekeeping. The address latch enable (ALE) signal is emitted during T1 by the processor (minimum mode) or the bus controller (maximum mode) depending upon the status of the MN MX input. The negative edge of this ALE pulse is used to separate the address and the data or In maximum mode, the status lines S0, Sl and S2 are used to indicate the type of operation .Status bits S3 to S7 are multiplexed with higher order address bits and the BHE signal. • Address is valid during T1 while the status bits S3 to S7 are valid during T2 through T4.
  • 6. • In the maximum mode, the 8086 is operated by strapping the MN/MX pin to ground. • In this mode, the processor derives the status signal S2, S1, S0. Another chip called bus controller derives the control signal using this status information . • In the maximum mode, there may be more than one microprocessor in the system configuration.
  • 7. • In a minimum mode 8086 system, the microprocessor 8086 is operated in minimum mode by strapping its MN/MX pin to logic 1. • In this mode, all the control signals are given out by the microprocessor chip itself. • There is a single microprocessor in the minimum mode system.