An Overview of LPC2101/02/03
•
0 j'aime•777 vues
This training module provides an overview of LPC2101/02/03 microcontrollers, their key features, and applications.
![An Overview of LPC2101/02/03 ,[object Object]](https://image.slidesharecdn.com/nxplpc2101-110323013956-phpapp01/85/an-overview-of-lpc21010203-1-320.jpg)
![Introduction ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]](data:image/gif;base64,R0lGODlhAQABAIAAAAAAAP///yH5BAEAAAAALAAAAAABAAEAAAIBRAA7)
Recommandé
Contenu connexe
Tendances
Tendances (20)
Similaire à An Overview of LPC2101/02/03
Similaire à An Overview of LPC2101/02/03 (20)
Plus de Premier Farnell
Plus de Premier Farnell (20)
Dernier
Dernier (20)
An Overview of LPC2101/02/03
- 4. Comparison Table Product Flash RAM ADC Serial Interfaces Packages LPC2101 8KB 2KB 8ch / 10-bits (2) I 2 C, (2) UARTs, (1) SPI, (1) SPI/SSP PLCC44, LPFP48 LPC2102 16KB 4KB 8ch / 10-bits (2) I 2 C, (2) UARTs (1) SPI, (1) SPI/SSP PLCC44, LPFP48 LPC2103 32KB 8KB 8ch / 10-bits (2) I 2 C, (2) UARTs (1) SPI, (1) SPI/SSP PLCC44, LPFP48
- 9. Memory Organisation On-chip Flash program memory On-chip Static RAM
- 10. Watchdog Timer (WDT) • Internally resets chip if not periodically reloaded. • Supports Debug mode. • Watchdog timer is enabled by software but requires a hardware reset or a watchdog reset/interrupt to be disabled. • Incorrect/Incomplete feed sequence causes reset/interrupt if enabled. • Flag indicates watchdog reset. • Includes programmable 32-bit timer with internal pre-scaler. • Time period can be selected from (TPCLK x 256 x 4) to (TPCLK x 232 x 4) in multiples of TPCLK x 4.