SlideShare une entreprise Scribd logo
1  sur  9
Télécharger pour lire hors ligne
International Journal of Advanced Research in Engineering and Technology (IJARET), ISSN 0976 –
6480(Print), ISSN 0976 – 6499(Online) Volume 4, Issue 2, March – April (2013), © IAEME
125
HIGHPERFORMANCEDOMINOFULLADDERDESIGNUNDER
DIFFERENTBODYBIASEDTECHNOLOGY
Saradindu Panda1
, Supriyo Srimani2
, Prof. Bansibadan Maji3
,
Prof. Asish Kumar Mukhopadhyay4
1,2
Dept. of Electronics and Communication Engineering, Narula Institute of Technology,
Kolkata, India
3
Professor & Head, Dept. of Electronics and Communication Engineering, NIT, Durgapur,
India
4
Director, BITM, Santiniketan, Birbhum, West Bengal, India.
ABSTRACT
With the advancement in semiconductor technology, chip densities are increasing, so
the power consumption in VLSI circuits has become a major problem of consideration. More
power consumption reduces the battery life of the devices and increases packaging cost. In
modern digital VLSI circuits Dynamic domino logic circuits are widely used. Static CMOS
logic circuits are very low speed circuit. Dynamic CMOS circuits, featuring a high speed
operation are used in high performance VLSI designs. In this work, domino Full Adder is
designed with various body biasing circuit. The proposed design is tested in 150nm and
45nm. Moreover Noise, Power and Delay have been compared also.
Keywords: Conventional body bias, CMOS, Domino logic, Dynamic power.
I. INTRODUCTION
A CMOS circuit can have two kinds of Power consumption- dynamic or static.
Dynamic power dissipation takes place due to switching activities and charging and
discharging of load capacitances. Static power consumption is another type of power
dissipation in CMOS circuits [1]. The power consumed in high performance Microprocessor
has increased to levels that impose a fundamental limitation to increasing performance and
INTERNATIONAL JOURNAL OF ADVANCED RESEARCH IN
ENGINEERING AND TECHNOLOGY (IJARET)
ISSN 0976 - 6480 (Print)
ISSN 0976 - 6499 (Online)
Volume 4, Issue 2 March – April 2013, pp. 125-133
© IAEME: www.iaeme.com/ijaret.asp
Journal Impact Factor (2013): 5.8376 (Calculated by GISI)
www.jifactor.com
IJARET
© I A E M E
International Journal of Advanced Research in Engineering and Technology (IJARET), ISSN 0976 –
6480(Print), ISSN 0976 – 6499(Online) Volume 4, Issue 2, March – April (2013), © IAEME
126
functionality [3]. Domino logic circuit techniques are extensively applied in high
performance microprocessors due to the superior speed and area characteristics of compared
to static CMOS circuits [4]. Domino logic circuits, however, are highly sensitive to noise as
compared to static gates. Now a day’s enhancing the circuit speed without considering the
power is not acceptable in circuit design. So it has become necessity of the VLSI circuits to
reduce the dynamic as well as the static power consumption. Leakage currents with sub-
threshold source-to-drain leakage, reverse bias junction band-to-band tunneling, gate oxide
tunneling, and other current drawn continuously from the power supply cause static power
dissipation. Dynamic switching power is quadratically reduced by lowering the supply
voltage. Reduction of supply voltage after a certain limit affects the performance of the
circuit, to maintain circuit performance of the circuit it is necessary to decrease the threshold
voltage as well, but it leads to leakage power dissipation.
At reduced threshold voltage, however sub threshold leakage current increase
exponentially. So, lowering leakage currents are, therefore, highly desirable. Domino logic
circuit techniques compared to static CMOS circuits are extensively applied in high
performance microprocessors due to the speed and area characteristics of domino CMOS
circuits. It has become a major challenge to design error free operation of domino logic
circuits as on-chip noise becomes more with technology scaling and increasing operating
frequencies.
A portable system must be designed for low power consumption. Supply voltage
scaling is an effective way to reduce power consumption. However, threshold voltage cannot
be scaled down with the same rate. So, sub threshold operation is a better option for low
power applications. The sub threshold logic operates with the power supply ddV less than the
threshold voltage thV of the transistor.
In this paper domino FULL ADDER with different substrate biasing techniques are
designed and their performances are compared. Power consumption, delay, noise are used as
parameters in sub threshold region. The designs are tested and compared at 150 nm and 45
nm technologies to prove the technology independence of the proposed design.
A. Full Adder
A and B are the adder inputs, Ci is the carry input, S is the sum output, and Co is the carry
output. The Boolean expressions for S and Co are given by the following equations:
iiiii ABCCBACBACBACBAs +++=⊕⊕= ii ACBCABC ++=0
Some logic manipulations can help to reduce the transistor count. The following is an
example of such a reorganized equation set:
ii ACBCABC ++=0 )(0 ii CBACABCS +++=
Fig:1 shows the circuit diagram of a CMOS Full Adder Circuit and Fig: 2 show the output
wave form of the Full Adder Circuit:
:
International Journal of Advanced Research in Engineering and Technology (IJARET), ISSN 0976 –
6480(Print), ISSN 0976 – 6499(Online) Volume 4, Issue 2, March – April (2013), © IAEME
127
Fig. 1 Circuit diagram of a Full Adder Circuit Fig. 2 Output wave form of a Full Adder
Circuit
II. CIRCUIT TECHNIQUES
Dynamic domino logic circuits are widely used in modern VLSI circuits. These
dynamic circuits are often favored in high performance designs because of the speed
advantage offered over static CMOS logic. The main drawbacks of dynamic logic are a lack
of design automation, increased power Consumption. As supply voltage is reduced, delay
increases, unless threshold voltage TV is also decreased. The voltage difference between the
source and the substrate BSV also affects the width of the depletion layer and due to changes in
the charge in depletion layer voltage across the oxide also get changed. Therefore the
expression for the threshold voltage is given by:
( )
OX
SBFas
FFBT
C
VqN
VV
+
++=
φε
φ
22
2
The threshold difference due to an applied source-substrate voltage can therefore be
expressed by:
( )( )FSBFT VV φφγ 22 −+=∆
Where, γ is the body effect parameter given by
OX
as
C
qNε
γ
2
=
III. STANDARD DOMINO NAND GATE
A standard domino NAND gate is as shown in Figure 3. A standard Domino NAND
gate consists of one p-type transistor and an n-type dynamic logic block. During pre-charge
phase the output node of the dynamic CMOS stage is pre-charged to high logic level. During
International Journal of Advanced Research in Engineering and Technology (IJARET), ISSN 0976 –
6480(Print), ISSN 0976 – 6499(Online) Volume 4, Issue 2, March – April (2013), © IAEME
128
evaluation phase, the output node of the dynamic CMOS stage is either discharged to a low
level or it remains high, means that, the output node may be selectively discharged through
the n-type logic block depending upon whether there is a path exist to the GND or not. It
depends upon the inputs of the NMOS logic block. If a path to ground is not formed during
the evaluation phase, means there is no conducting path exist to the ground, we get the high
logic level at the output. If inputs to the n-type logic blocks are such that it makes a
conducting path to the ground, output will be low.
Fig. 3 Circuit Diagram of a Domino NAND gate.
IV. PROPOSED BODY BIASED FULL ADDER
In order to enhance the performance of the circuit, various body biasing techniques
are used.
The substrate of the MOS transistors is connected in six different ways. Six body biasing
schemes for the evaluation networks are shown in figure 4.
1. The substrate of NMOS is connected to clock and the substrate of PMOS is connected
to supply voltage VDD (SB1).
2. The substrate of NMOS and PMOS is connected to clock (SB2).
3. The substrate of NMOS is connected to supply voltage VDD and the substrate of
PMOS is connected to Ground (SB3).
4. The substrate of NMOS is connected to supply voltage VDD and the substrate of
PMOS is connected to clock (SB4).
5. The substrate of NMOS and PMOS both connected to supply voltage VDD (SB5).
6. The substrate of NMOS is connected to its source terminal and the substrate of PMOS
is connected to clock (SB6).
International Journal of Advanced Research in Engineering and Technology (IJARET), ISSN 0976 –
6480(Print), ISSN 0976 – 6499(Online) Volume 4, Issue 2, March – April (2013), © IAEME
129
a. b.
c. d.
e. f.
Fig. 4 (a)SB1, (b)SB2, (c)SB3, (d)SB4, (e)SB5, (f)SB6.
For 45nm: NMOS: W=0.135u L=0.045u AS=AD0.030375p PS=PD=0.72u
PMOS: W=0.27u L=0.045u AS=AD=0.06075p PS=PD=0.99u
For 150nm: NMOS: W=.45u L=.15u AS=AD=.3375p PS=PD=2.4u
PMOS: W=.9u L=.15u AS=AD=.675p PS=PD=3.3u
International Journal of Advanced Research in Engineering and Technology (IJARET), ISSN 0976 –
6480(Print), ISSN 0976 – 6499(Online) Volume 4, Issue 2, March – April (2013), © IAEME
130
V. SIMULATION RESULT
The designs are simulated using 150nm and 45nm technology. The supply voltage in
150 nm is 0.4 V and 0.2 V for 45 nm are used. Power consumption, delay, Noise is measured.
Fig. 5 Output wave form of a Full Adder Fig. 6 Output wave form of a Full Adder in
Circuit 150nm technology Circuit in 45nm technology
Fig. 7 Power Consumption at different Fig. 8 Power Consumption at different
bias in 150nm technology bias in 45nm technology
Fig. 9 Delay at different bias in 150nm Fig. 10 Delay at different bias in 45nm
technology technology
International Journal of Advanced Research in Engineering and Technology (IJARET), ISSN 0976 –
6480(Print), ISSN 0976 – 6499(Online) Volume 4, Issue 2, March – April (2013), © IAEME
131
Fig. 11 Output Noise at different bias in Fig. 12 Output Noise at different bias in
150nm technology 45nm technology
Table 1: Comparison of Noise, Power and Delay of Full Adder Circuits under Different Bias
and Different Scaling Technology
SB6 biasing, in which the substrate of NMOS is connected to its source terminal and the
substrate of PMOS is connected to clock condition, shows minimum power consumption,
delay. At supply voltage of 0.2V, SB6 biasing condition again shows minimum value of
power consumption. Similar results are obtained in 150 nm technology at supply voltage of
0.4V confirming that the SB6 biasing is the best biasing for domino Full Adder design. The
power consumption by the gate is least at various supply voltages, when the SB6 biasing is
used. The SB2 biased gate shows sudden decrease in delay at supply voltage. The noise is
almost similar in all cases in 45nm as well as 150nm technology. In case of 150 nm
technology the operating frequency is 1GHz but for 45nm technology the operating
frequency is 1000MHz. Higher frequency cannot be used in 45nm technology, because due to
small length collision increase between the carriers so the noise increases. The power
consumption among t various biasing by the gate SB6 biasing is less than the other biasing
schemes.
Bias I II III IV V VI
150nm
Noise
(µV)
330 340 370 300 350 350
Power
(nW)
7.2 6.1 3.1 7.1 3.52 0.44
Delay
(pSec)
12.3 2.3 5.8 12 6.8 8.77
90nm
Noise
(µV)
2.49 2.47 2.52 2.46 2.5 2.5
Power
(pW)
0.936 1.31 1.81 1.71 1.75 0.25
Delay
(pSec)
1.26 1.29 2.4 1 2.3 7.2
International Journal of Advanced Research in Engineering and Technology (IJARET), ISSN 0976 –
6480(Print), ISSN 0976 – 6499(Online) Volume 4, Issue 2, March – April (2013), © IAEME
132
VI. CONCLUSION
Domino logic circuit techniques compared to static CMOS circuits are extensively
applied in high performance microprocessors due to the speed and area characteristics of
domino CMOS circuits. Comparison of body bias methods using delay, power and noise
indicates ultra-low voltage domino circuits to be realized. Minimum energy in the sub
threshold region then depends not only on supply voltage but also on the substrate bias
voltage.
Simulation analysis reveals that the Full Adder design using SB6 biasing scheme is an
energy efficient design.
VII. ACKNOWLEDGEMENTS
The authors would like to thank Prof. (Dr.) M.R.Kanjilal and Faculty Members,
Department of Electronics and Communication Engineering, Narula Institute of Technology,
WBUT, for many insightful discussions.
REFERENCES
Journal Papers
[1] Pushpa Raikwal V. Neema, and S. Katiyal, “LOW POWER WITH IMPROVED
NOISE MARGIN FOR DOMINO CMOS NAND GATE”, Proceedings of the International
Journal Of Computational Engineering Research / ISSN: 2250–3005.
[2] H. Mangalam and K. Gunavathi, “Domino Logic Circuit with Reduced Leakage and
Improved Noise Margin”,International Journal of Applied Engineering Research ISSN 0973-
4562 Volume 2, Number 4 (2007), pp. 585–593.
[3] Aswathy G Nair and Gopakumar M G, “CS-CMOS: A Low-Noise Logic Family for
Mixed Signal SOCS”, International journal of Electronics and Communication Engineering
&Technology (IJECET), Volume 4, Issue 2, 2013, pp. 180 - 190, ISSN Print: 0976- 6464,
ISSN Online: 0976 –6472.
[4] P.Sreenivasulu, Krishnna veni, Dr. K.Srinivasa Rao and Dr.A.VinayaBabu. “Low
Power Design Techniques of CMOS Digital Circuits”, International journal of Electronics
and Communication Engineering &Technology (IJECET), Volume 3, Issue 2, 2012,
pp. 199 - 208, ISSN Print: 0976- 6464, ISSN Online: 0976 –6472.
Proceedings Papers
[5] A. Alvandpour, P. Larsson-Edefors, and C. Svensson, “A Leakage Tolerant Multi-
Phase Keeper for Wide Domino Circuits”, Proceedings of the IEEE International Conference
on Electronics, Circuits and Systems, pp. 209-212, September 1999.
[6] V. Kursun and E. G. Friedman, “Low Swing Dual Threshold Voltage Domino Logic”,
Proceedings of the ACM/SIGDA Great Lakes Symposium on VLSI, April 2002.
[7] R. Ronen et al., “Coming challenges in microarchitecture and architecture”, Proc.
IEEE, vol. 89, pp. 325–339, Mar. 2001.
International Journal of Advanced Research in Engineering and Technology (IJARET), ISSN 0976 –
6480(Print), ISSN 0976 – 6499(Online) Volume 4, Issue 2, March – April (2013), © IAEME
133
BIOGRAPHY
Saradindu Panda, He received M.Tech from Jadavpur University in 2007 in VLSI
Design and Microelectronics Technology. He is pursuing his PhD at NIT, Durgapur, West
Bengal, India. Presently, he is involved in design and management of low-power and high
speed integrated circuits with Solid State Devices in Nano Regime. He is now faculty in ECE
Department at Narula Instutute of Technology, Kolkata, India. He has more than 15
publications in different International and National Journals and Conference Proceedings.
Supriyo Srimani, He is pursuing B.Tech in ECE, Narula Instutute of Technology,
Kolkata, India. His research interest in the area of VLSI Low Power Design, Image
Processing, Signal Processing.
Prof. (Dr.) Bansibadan Maji, He is now a senior Professor of ECE Department in
NIT, Durgapur, West Bengal, India. He is now Head of The Department of ECE at NIT. His
main research area on Microwave, Antenna, VLSI Design and Low power Device and
Circuits. He has more than 56 publications in different International and National Journals
and Conference Proceedings.
Prof. (Dr.) A. K. Mukhopadhyay, He received M.Tech from IIT, Kharagpur,
and Ph.D(Engg) from Jadavpur University, India. Currently, he is the Director of BITM,
Santiniketan, Birbhum, West Bengal, India. He was the Principal of BCET, Durgapur.
Previously he served as the Dean (Academic) and Head of Department of ECE, Dr. B. C. Roy
Engineering College, Durgapur. He also worked at Narula Institute of Technology, Kolkata,
College of Engineering & Management, Kolaghat, NERIST, Itanagar and IIT, Kharagpur.
His current area of research includes Wireless and Mobile Networks and Overlay-based
heterogeneous networks. He has 48 publications mostly in international journal and
conference proceedings. He is a Life Fellow of the Institution of Engineers (I), Member,
IEEE, Member, IEEE ComSoc, Global Member, ISOC; Sr. Life Member, CSI; Life Member,
ISTE, IETE, SSI etc.

Contenu connexe

Tendances

A current injection folded switch mixer for direct conversion
A current injection folded switch mixer for direct conversionA current injection folded switch mixer for direct conversion
A current injection folded switch mixer for direct conversionIAEME Publication
 
Performance Analysis of Junctionless Sonos Memory
Performance Analysis of Junctionless Sonos MemoryPerformance Analysis of Junctionless Sonos Memory
Performance Analysis of Junctionless Sonos MemoryIRJET Journal
 
Design of power efficient 4x4 array multiplier using adiabatic logic
Design of power efficient 4x4 array multiplier using adiabatic logicDesign of power efficient 4x4 array multiplier using adiabatic logic
Design of power efficient 4x4 array multiplier using adiabatic logiciaemedu
 
High Performance and Low power VLSI CMOS Circuit Designs using ONOFIC Approach
High Performance and Low power VLSI CMOS Circuit Designs using ONOFIC Approach High Performance and Low power VLSI CMOS Circuit Designs using ONOFIC Approach
High Performance and Low power VLSI CMOS Circuit Designs using ONOFIC Approach IJERA Editor
 
C021201024030
C021201024030C021201024030
C021201024030theijes
 
IRJET- Fin FET Two Bit Comparator for Low Voltage, Low Power, High Speed and ...
IRJET- Fin FET Two Bit Comparator for Low Voltage, Low Power, High Speed and ...IRJET- Fin FET Two Bit Comparator for Low Voltage, Low Power, High Speed and ...
IRJET- Fin FET Two Bit Comparator for Low Voltage, Low Power, High Speed and ...IRJET Journal
 
Experimental investigations of microstrip distributed mems
Experimental investigations of microstrip distributed memsExperimental investigations of microstrip distributed mems
Experimental investigations of microstrip distributed memsIAEME Publication
 
Layout & Stick Diagram Design Rules
Layout & Stick Diagram Design RulesLayout & Stick Diagram Design Rules
Layout & Stick Diagram Design Rulesvarun kumar
 
Power amplifier performance improvement using tunable matching
Power amplifier performance improvement using tunable matchingPower amplifier performance improvement using tunable matching
Power amplifier performance improvement using tunable matchingIAEME Publication
 
MOS and BiCMOS Circuit design Process
MOS and BiCMOS Circuit design ProcessMOS and BiCMOS Circuit design Process
MOS and BiCMOS Circuit design ProcessDr.YNM
 
A coupled-line balun for ultra-wideband single-balanced diode mixer
A coupled-line balun for ultra-wideband single-balanced diode mixerA coupled-line balun for ultra-wideband single-balanced diode mixer
A coupled-line balun for ultra-wideband single-balanced diode mixerTELKOMNIKA JOURNAL
 
Lect10_Analog Layout and Process Concern
Lect10_Analog Layout and Process ConcernLect10_Analog Layout and Process Concern
Lect10_Analog Layout and Process Concernvein
 
lect5_Stick_diagram_layout_rules
lect5_Stick_diagram_layout_ruleslect5_Stick_diagram_layout_rules
lect5_Stick_diagram_layout_rulesvein
 
Design and Fabrication of the Novel Miniaturized Microstrip Coupler 3dB Using...
Design and Fabrication of the Novel Miniaturized Microstrip Coupler 3dB Using...Design and Fabrication of the Novel Miniaturized Microstrip Coupler 3dB Using...
Design and Fabrication of the Novel Miniaturized Microstrip Coupler 3dB Using...TELKOMNIKA JOURNAL
 
Building impedance matching network based on s parameter from manufacturer
Building impedance matching network based on s parameter from manufacturerBuilding impedance matching network based on s parameter from manufacturer
Building impedance matching network based on s parameter from manufacturerJournal Papers
 

Tendances (19)

A current injection folded switch mixer for direct conversion
A current injection folded switch mixer for direct conversionA current injection folded switch mixer for direct conversion
A current injection folded switch mixer for direct conversion
 
Performance Analysis of Junctionless Sonos Memory
Performance Analysis of Junctionless Sonos MemoryPerformance Analysis of Junctionless Sonos Memory
Performance Analysis of Junctionless Sonos Memory
 
40120130405006 2
40120130405006 240120130405006 2
40120130405006 2
 
Design of power efficient 4x4 array multiplier using adiabatic logic
Design of power efficient 4x4 array multiplier using adiabatic logicDesign of power efficient 4x4 array multiplier using adiabatic logic
Design of power efficient 4x4 array multiplier using adiabatic logic
 
High Performance and Low power VLSI CMOS Circuit Designs using ONOFIC Approach
High Performance and Low power VLSI CMOS Circuit Designs using ONOFIC Approach High Performance and Low power VLSI CMOS Circuit Designs using ONOFIC Approach
High Performance and Low power VLSI CMOS Circuit Designs using ONOFIC Approach
 
C021201024030
C021201024030C021201024030
C021201024030
 
IRJET- Fin FET Two Bit Comparator for Low Voltage, Low Power, High Speed and ...
IRJET- Fin FET Two Bit Comparator for Low Voltage, Low Power, High Speed and ...IRJET- Fin FET Two Bit Comparator for Low Voltage, Low Power, High Speed and ...
IRJET- Fin FET Two Bit Comparator for Low Voltage, Low Power, High Speed and ...
 
Experimental investigations of microstrip distributed mems
Experimental investigations of microstrip distributed memsExperimental investigations of microstrip distributed mems
Experimental investigations of microstrip distributed mems
 
Cmos technology
Cmos technologyCmos technology
Cmos technology
 
Layout & Stick Diagram Design Rules
Layout & Stick Diagram Design RulesLayout & Stick Diagram Design Rules
Layout & Stick Diagram Design Rules
 
Power amplifier performance improvement using tunable matching
Power amplifier performance improvement using tunable matchingPower amplifier performance improvement using tunable matching
Power amplifier performance improvement using tunable matching
 
MOS and BiCMOS Circuit design Process
MOS and BiCMOS Circuit design ProcessMOS and BiCMOS Circuit design Process
MOS and BiCMOS Circuit design Process
 
Bi cmos technology
Bi cmos technologyBi cmos technology
Bi cmos technology
 
A coupled-line balun for ultra-wideband single-balanced diode mixer
A coupled-line balun for ultra-wideband single-balanced diode mixerA coupled-line balun for ultra-wideband single-balanced diode mixer
A coupled-line balun for ultra-wideband single-balanced diode mixer
 
H010315456
H010315456H010315456
H010315456
 
Lect10_Analog Layout and Process Concern
Lect10_Analog Layout and Process ConcernLect10_Analog Layout and Process Concern
Lect10_Analog Layout and Process Concern
 
lect5_Stick_diagram_layout_rules
lect5_Stick_diagram_layout_ruleslect5_Stick_diagram_layout_rules
lect5_Stick_diagram_layout_rules
 
Design and Fabrication of the Novel Miniaturized Microstrip Coupler 3dB Using...
Design and Fabrication of the Novel Miniaturized Microstrip Coupler 3dB Using...Design and Fabrication of the Novel Miniaturized Microstrip Coupler 3dB Using...
Design and Fabrication of the Novel Miniaturized Microstrip Coupler 3dB Using...
 
Building impedance matching network based on s parameter from manufacturer
Building impedance matching network based on s parameter from manufacturerBuilding impedance matching network based on s parameter from manufacturer
Building impedance matching network based on s parameter from manufacturer
 

En vedette

Comparative Analysis of Different Types of Full Adder Circuits
Comparative Analysis of Different Types of Full Adder CircuitsComparative Analysis of Different Types of Full Adder Circuits
Comparative Analysis of Different Types of Full Adder CircuitsIOSR Journals
 
CSLA and WTM using GDI Technique
CSLA and WTM using GDI TechniqueCSLA and WTM using GDI Technique
CSLA and WTM using GDI TechniqueNishant Yaduvanshi
 
Low power VLSI Degisn
Low power VLSI DegisnLow power VLSI Degisn
Low power VLSI DegisnNAVEEN TOKAS
 
9.design of high speed area efficient low power vedic multiplier using revers...
9.design of high speed area efficient low power vedic multiplier using revers...9.design of high speed area efficient low power vedic multiplier using revers...
9.design of high speed area efficient low power vedic multiplier using revers...nareshbk
 
Design and development of carry select adder
Design and development of carry select adderDesign and development of carry select adder
Design and development of carry select adderABIN THOMAS
 
different logic full adders
different logic full addersdifferent logic full adders
different logic full addersGuna Sekhar
 
design of high speed performance 64bit mac unit
design of high speed performance 64bit mac unitdesign of high speed performance 64bit mac unit
design of high speed performance 64bit mac unitShiva Narayan Reddy
 
Wallace tree multiplier
Wallace tree multiplierWallace tree multiplier
Wallace tree multiplierSudhir Kumar
 
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...Saikiran Panjala
 
A comparative study of full adder using static cmos logic style
A comparative study of full adder using static cmos logic styleA comparative study of full adder using static cmos logic style
A comparative study of full adder using static cmos logic styleeSAT Publishing House
 

En vedette (17)

Comparative Analysis of Different Types of Full Adder Circuits
Comparative Analysis of Different Types of Full Adder CircuitsComparative Analysis of Different Types of Full Adder Circuits
Comparative Analysis of Different Types of Full Adder Circuits
 
Flot multiplier
Flot multiplierFlot multiplier
Flot multiplier
 
CSLA and WTM using GDI Technique
CSLA and WTM using GDI TechniqueCSLA and WTM using GDI Technique
CSLA and WTM using GDI Technique
 
Low power VLSI Degisn
Low power VLSI DegisnLow power VLSI Degisn
Low power VLSI Degisn
 
9.design of high speed area efficient low power vedic multiplier using revers...
9.design of high speed area efficient low power vedic multiplier using revers...9.design of high speed area efficient low power vedic multiplier using revers...
9.design of high speed area efficient low power vedic multiplier using revers...
 
Design and development of carry select adder
Design and development of carry select adderDesign and development of carry select adder
Design and development of carry select adder
 
different logic full adders
different logic full addersdifferent logic full adders
different logic full adders
 
L5 Adders
L5 AddersL5 Adders
L5 Adders
 
Half adder layout design
Half adder layout designHalf adder layout design
Half adder layout design
 
design of high speed performance 64bit mac unit
design of high speed performance 64bit mac unitdesign of high speed performance 64bit mac unit
design of high speed performance 64bit mac unit
 
My Report on adders
My Report on addersMy Report on adders
My Report on adders
 
Wallace tree multiplier
Wallace tree multiplierWallace tree multiplier
Wallace tree multiplier
 
Adder Presentation
Adder PresentationAdder Presentation
Adder Presentation
 
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
 
Adder ppt
Adder pptAdder ppt
Adder ppt
 
A comparative study of full adder using static cmos logic style
A comparative study of full adder using static cmos logic styleA comparative study of full adder using static cmos logic style
A comparative study of full adder using static cmos logic style
 
Manja ppt
Manja pptManja ppt
Manja ppt
 

Similaire à High performance domino full adder design under different body biased technology

IRJET - Low Power Design for Fast Full Adder
IRJET -  	  Low Power Design for Fast Full AdderIRJET -  	  Low Power Design for Fast Full Adder
IRJET - Low Power Design for Fast Full AdderIRJET Journal
 
A 10-BIT 25 MS/S PIPELINED ADC USING 1.5-BIT SWITCHED CAPACITANCE BASED MDAC ...
A 10-BIT 25 MS/S PIPELINED ADC USING 1.5-BIT SWITCHED CAPACITANCE BASED MDAC ...A 10-BIT 25 MS/S PIPELINED ADC USING 1.5-BIT SWITCHED CAPACITANCE BASED MDAC ...
A 10-BIT 25 MS/S PIPELINED ADC USING 1.5-BIT SWITCHED CAPACITANCE BASED MDAC ...IAEME Publication
 
Design and simulation of cmos ota
Design and simulation of cmos otaDesign and simulation of cmos ota
Design and simulation of cmos otaijmpict
 
Performance Analysis of Encoder in Different Logic Techniques for High-Speed ...
Performance Analysis of Encoder in Different Logic Techniques for High-Speed ...Performance Analysis of Encoder in Different Logic Techniques for High-Speed ...
Performance Analysis of Encoder in Different Logic Techniques for High-Speed ...Achintya Kumar
 
Design & Simulation of Half Adder Circuit using AVL Technique Based on CMOS T...
Design & Simulation of Half Adder Circuit using AVL Technique Based on CMOS T...Design & Simulation of Half Adder Circuit using AVL Technique Based on CMOS T...
Design & Simulation of Half Adder Circuit using AVL Technique Based on CMOS T...IRJET Journal
 
Comparative Performance Analysis of Low Power Full Adder Design in Different ...
Comparative Performance Analysis of Low Power Full Adder Design in Different ...Comparative Performance Analysis of Low Power Full Adder Design in Different ...
Comparative Performance Analysis of Low Power Full Adder Design in Different ...ijcisjournal
 
A current injection folded switch mixer for direct conversion
A current injection folded switch mixer for direct conversionA current injection folded switch mixer for direct conversion
A current injection folded switch mixer for direct conversionIAEME Publication
 
IRJET- A Study on the Leakage Mechanism of Standard 6T Sram Cell
IRJET- A Study on the Leakage Mechanism of Standard 6T Sram CellIRJET- A Study on the Leakage Mechanism of Standard 6T Sram Cell
IRJET- A Study on the Leakage Mechanism of Standard 6T Sram CellIRJET Journal
 
IRJET- An Analysis of CMOS based Low Power 2:4 Decoder at 32nm Node using LEC...
IRJET- An Analysis of CMOS based Low Power 2:4 Decoder at 32nm Node using LEC...IRJET- An Analysis of CMOS based Low Power 2:4 Decoder at 32nm Node using LEC...
IRJET- An Analysis of CMOS based Low Power 2:4 Decoder at 32nm Node using LEC...IRJET Journal
 
IRJET- Simulation of 10nm Double Gate MOSFET using Visual TCAD Tool
IRJET-  	  Simulation of 10nm Double Gate MOSFET using Visual TCAD ToolIRJET-  	  Simulation of 10nm Double Gate MOSFET using Visual TCAD Tool
IRJET- Simulation of 10nm Double Gate MOSFET using Visual TCAD ToolIRJET Journal
 
Low Power-Area Design of Full Adder Using Self Resetting Logic with GDI Techn...
Low Power-Area Design of Full Adder Using Self Resetting Logic with GDI Techn...Low Power-Area Design of Full Adder Using Self Resetting Logic with GDI Techn...
Low Power-Area Design of Full Adder Using Self Resetting Logic with GDI Techn...VLSICS Design
 
Implementation and analysis of power reduction in 2 to 4 decoder design using...
Implementation and analysis of power reduction in 2 to 4 decoder design using...Implementation and analysis of power reduction in 2 to 4 decoder design using...
Implementation and analysis of power reduction in 2 to 4 decoder design using...eSAT Publishing House
 
FORCED STACK SLEEP TRANSISTOR (FORTRAN): A NEW LEAKAGE CURRENT REDUCTION APPR...
FORCED STACK SLEEP TRANSISTOR (FORTRAN): A NEW LEAKAGE CURRENT REDUCTION APPR...FORCED STACK SLEEP TRANSISTOR (FORTRAN): A NEW LEAKAGE CURRENT REDUCTION APPR...
FORCED STACK SLEEP TRANSISTOR (FORTRAN): A NEW LEAKAGE CURRENT REDUCTION APPR...VIT-AP University
 
Low Power Design of Standard Digital Gate Design Using Novel Sleep Transisto...
Low Power Design of Standard Digital Gate Design Using Novel  Sleep Transisto...Low Power Design of Standard Digital Gate Design Using Novel  Sleep Transisto...
Low Power Design of Standard Digital Gate Design Using Novel Sleep Transisto...IJMER
 
Design and simulation of high speed cmos
Design and simulation of high speed cmosDesign and simulation of high speed cmos
Design and simulation of high speed cmosiaemedu
 
Design and simulation of high speed cmos
Design and simulation of high speed cmosDesign and simulation of high speed cmos
Design and simulation of high speed cmosIAEME Publication
 

Similaire à High performance domino full adder design under different body biased technology (20)

IRJET - Low Power Design for Fast Full Adder
IRJET -  	  Low Power Design for Fast Full AdderIRJET -  	  Low Power Design for Fast Full Adder
IRJET - Low Power Design for Fast Full Adder
 
Bl34395398
Bl34395398Bl34395398
Bl34395398
 
A 10-BIT 25 MS/S PIPELINED ADC USING 1.5-BIT SWITCHED CAPACITANCE BASED MDAC ...
A 10-BIT 25 MS/S PIPELINED ADC USING 1.5-BIT SWITCHED CAPACITANCE BASED MDAC ...A 10-BIT 25 MS/S PIPELINED ADC USING 1.5-BIT SWITCHED CAPACITANCE BASED MDAC ...
A 10-BIT 25 MS/S PIPELINED ADC USING 1.5-BIT SWITCHED CAPACITANCE BASED MDAC ...
 
Design and simulation of cmos ota
Design and simulation of cmos otaDesign and simulation of cmos ota
Design and simulation of cmos ota
 
Performance Analysis of Encoder in Different Logic Techniques for High-Speed ...
Performance Analysis of Encoder in Different Logic Techniques for High-Speed ...Performance Analysis of Encoder in Different Logic Techniques for High-Speed ...
Performance Analysis of Encoder in Different Logic Techniques for High-Speed ...
 
Cmos vlsi nalini
Cmos vlsi naliniCmos vlsi nalini
Cmos vlsi nalini
 
W04406104107
W04406104107W04406104107
W04406104107
 
Design & Simulation of Half Adder Circuit using AVL Technique Based on CMOS T...
Design & Simulation of Half Adder Circuit using AVL Technique Based on CMOS T...Design & Simulation of Half Adder Circuit using AVL Technique Based on CMOS T...
Design & Simulation of Half Adder Circuit using AVL Technique Based on CMOS T...
 
Comparative Performance Analysis of Low Power Full Adder Design in Different ...
Comparative Performance Analysis of Low Power Full Adder Design in Different ...Comparative Performance Analysis of Low Power Full Adder Design in Different ...
Comparative Performance Analysis of Low Power Full Adder Design in Different ...
 
A current injection folded switch mixer for direct conversion
A current injection folded switch mixer for direct conversionA current injection folded switch mixer for direct conversion
A current injection folded switch mixer for direct conversion
 
IRJET- A Study on the Leakage Mechanism of Standard 6T Sram Cell
IRJET- A Study on the Leakage Mechanism of Standard 6T Sram CellIRJET- A Study on the Leakage Mechanism of Standard 6T Sram Cell
IRJET- A Study on the Leakage Mechanism of Standard 6T Sram Cell
 
IRJET- An Analysis of CMOS based Low Power 2:4 Decoder at 32nm Node using LEC...
IRJET- An Analysis of CMOS based Low Power 2:4 Decoder at 32nm Node using LEC...IRJET- An Analysis of CMOS based Low Power 2:4 Decoder at 32nm Node using LEC...
IRJET- An Analysis of CMOS based Low Power 2:4 Decoder at 32nm Node using LEC...
 
IRJET- Simulation of 10nm Double Gate MOSFET using Visual TCAD Tool
IRJET-  	  Simulation of 10nm Double Gate MOSFET using Visual TCAD ToolIRJET-  	  Simulation of 10nm Double Gate MOSFET using Visual TCAD Tool
IRJET- Simulation of 10nm Double Gate MOSFET using Visual TCAD Tool
 
Low Power-Area Design of Full Adder Using Self Resetting Logic with GDI Techn...
Low Power-Area Design of Full Adder Using Self Resetting Logic with GDI Techn...Low Power-Area Design of Full Adder Using Self Resetting Logic with GDI Techn...
Low Power-Area Design of Full Adder Using Self Resetting Logic with GDI Techn...
 
Implementation and analysis of power reduction in 2 to 4 decoder design using...
Implementation and analysis of power reduction in 2 to 4 decoder design using...Implementation and analysis of power reduction in 2 to 4 decoder design using...
Implementation and analysis of power reduction in 2 to 4 decoder design using...
 
Bc36330333
Bc36330333Bc36330333
Bc36330333
 
FORCED STACK SLEEP TRANSISTOR (FORTRAN): A NEW LEAKAGE CURRENT REDUCTION APPR...
FORCED STACK SLEEP TRANSISTOR (FORTRAN): A NEW LEAKAGE CURRENT REDUCTION APPR...FORCED STACK SLEEP TRANSISTOR (FORTRAN): A NEW LEAKAGE CURRENT REDUCTION APPR...
FORCED STACK SLEEP TRANSISTOR (FORTRAN): A NEW LEAKAGE CURRENT REDUCTION APPR...
 
Low Power Design of Standard Digital Gate Design Using Novel Sleep Transisto...
Low Power Design of Standard Digital Gate Design Using Novel  Sleep Transisto...Low Power Design of Standard Digital Gate Design Using Novel  Sleep Transisto...
Low Power Design of Standard Digital Gate Design Using Novel Sleep Transisto...
 
Design and simulation of high speed cmos
Design and simulation of high speed cmosDesign and simulation of high speed cmos
Design and simulation of high speed cmos
 
Design and simulation of high speed cmos
Design and simulation of high speed cmosDesign and simulation of high speed cmos
Design and simulation of high speed cmos
 

Plus de IAEME Publication

IAEME_Publication_Call_for_Paper_September_2022.pdf
IAEME_Publication_Call_for_Paper_September_2022.pdfIAEME_Publication_Call_for_Paper_September_2022.pdf
IAEME_Publication_Call_for_Paper_September_2022.pdfIAEME Publication
 
MODELING AND ANALYSIS OF SURFACE ROUGHNESS AND WHITE LATER THICKNESS IN WIRE-...
MODELING AND ANALYSIS OF SURFACE ROUGHNESS AND WHITE LATER THICKNESS IN WIRE-...MODELING AND ANALYSIS OF SURFACE ROUGHNESS AND WHITE LATER THICKNESS IN WIRE-...
MODELING AND ANALYSIS OF SURFACE ROUGHNESS AND WHITE LATER THICKNESS IN WIRE-...IAEME Publication
 
A STUDY ON THE REASONS FOR TRANSGENDER TO BECOME ENTREPRENEURS
A STUDY ON THE REASONS FOR TRANSGENDER TO BECOME ENTREPRENEURSA STUDY ON THE REASONS FOR TRANSGENDER TO BECOME ENTREPRENEURS
A STUDY ON THE REASONS FOR TRANSGENDER TO BECOME ENTREPRENEURSIAEME Publication
 
BROAD UNEXPOSED SKILLS OF TRANSGENDER ENTREPRENEURS
BROAD UNEXPOSED SKILLS OF TRANSGENDER ENTREPRENEURSBROAD UNEXPOSED SKILLS OF TRANSGENDER ENTREPRENEURS
BROAD UNEXPOSED SKILLS OF TRANSGENDER ENTREPRENEURSIAEME Publication
 
DETERMINANTS AFFECTING THE USER'S INTENTION TO USE MOBILE BANKING APPLICATIONS
DETERMINANTS AFFECTING THE USER'S INTENTION TO USE MOBILE BANKING APPLICATIONSDETERMINANTS AFFECTING THE USER'S INTENTION TO USE MOBILE BANKING APPLICATIONS
DETERMINANTS AFFECTING THE USER'S INTENTION TO USE MOBILE BANKING APPLICATIONSIAEME Publication
 
ANALYSE THE USER PREDILECTION ON GPAY AND PHONEPE FOR DIGITAL TRANSACTIONS
ANALYSE THE USER PREDILECTION ON GPAY AND PHONEPE FOR DIGITAL TRANSACTIONSANALYSE THE USER PREDILECTION ON GPAY AND PHONEPE FOR DIGITAL TRANSACTIONS
ANALYSE THE USER PREDILECTION ON GPAY AND PHONEPE FOR DIGITAL TRANSACTIONSIAEME Publication
 
VOICE BASED ATM FOR VISUALLY IMPAIRED USING ARDUINO
VOICE BASED ATM FOR VISUALLY IMPAIRED USING ARDUINOVOICE BASED ATM FOR VISUALLY IMPAIRED USING ARDUINO
VOICE BASED ATM FOR VISUALLY IMPAIRED USING ARDUINOIAEME Publication
 
IMPACT OF EMOTIONAL INTELLIGENCE ON HUMAN RESOURCE MANAGEMENT PRACTICES AMONG...
IMPACT OF EMOTIONAL INTELLIGENCE ON HUMAN RESOURCE MANAGEMENT PRACTICES AMONG...IMPACT OF EMOTIONAL INTELLIGENCE ON HUMAN RESOURCE MANAGEMENT PRACTICES AMONG...
IMPACT OF EMOTIONAL INTELLIGENCE ON HUMAN RESOURCE MANAGEMENT PRACTICES AMONG...IAEME Publication
 
VISUALISING AGING PARENTS & THEIR CLOSE CARERS LIFE JOURNEY IN AGING ECONOMY
VISUALISING AGING PARENTS & THEIR CLOSE CARERS LIFE JOURNEY IN AGING ECONOMYVISUALISING AGING PARENTS & THEIR CLOSE CARERS LIFE JOURNEY IN AGING ECONOMY
VISUALISING AGING PARENTS & THEIR CLOSE CARERS LIFE JOURNEY IN AGING ECONOMYIAEME Publication
 
A STUDY ON THE IMPACT OF ORGANIZATIONAL CULTURE ON THE EFFECTIVENESS OF PERFO...
A STUDY ON THE IMPACT OF ORGANIZATIONAL CULTURE ON THE EFFECTIVENESS OF PERFO...A STUDY ON THE IMPACT OF ORGANIZATIONAL CULTURE ON THE EFFECTIVENESS OF PERFO...
A STUDY ON THE IMPACT OF ORGANIZATIONAL CULTURE ON THE EFFECTIVENESS OF PERFO...IAEME Publication
 
GANDHI ON NON-VIOLENT POLICE
GANDHI ON NON-VIOLENT POLICEGANDHI ON NON-VIOLENT POLICE
GANDHI ON NON-VIOLENT POLICEIAEME Publication
 
A STUDY ON TALENT MANAGEMENT AND ITS IMPACT ON EMPLOYEE RETENTION IN SELECTED...
A STUDY ON TALENT MANAGEMENT AND ITS IMPACT ON EMPLOYEE RETENTION IN SELECTED...A STUDY ON TALENT MANAGEMENT AND ITS IMPACT ON EMPLOYEE RETENTION IN SELECTED...
A STUDY ON TALENT MANAGEMENT AND ITS IMPACT ON EMPLOYEE RETENTION IN SELECTED...IAEME Publication
 
ATTRITION IN THE IT INDUSTRY DURING COVID-19 PANDEMIC: LINKING EMOTIONAL INTE...
ATTRITION IN THE IT INDUSTRY DURING COVID-19 PANDEMIC: LINKING EMOTIONAL INTE...ATTRITION IN THE IT INDUSTRY DURING COVID-19 PANDEMIC: LINKING EMOTIONAL INTE...
ATTRITION IN THE IT INDUSTRY DURING COVID-19 PANDEMIC: LINKING EMOTIONAL INTE...IAEME Publication
 
INFLUENCE OF TALENT MANAGEMENT PRACTICES ON ORGANIZATIONAL PERFORMANCE A STUD...
INFLUENCE OF TALENT MANAGEMENT PRACTICES ON ORGANIZATIONAL PERFORMANCE A STUD...INFLUENCE OF TALENT MANAGEMENT PRACTICES ON ORGANIZATIONAL PERFORMANCE A STUD...
INFLUENCE OF TALENT MANAGEMENT PRACTICES ON ORGANIZATIONAL PERFORMANCE A STUD...IAEME Publication
 
A STUDY OF VARIOUS TYPES OF LOANS OF SELECTED PUBLIC AND PRIVATE SECTOR BANKS...
A STUDY OF VARIOUS TYPES OF LOANS OF SELECTED PUBLIC AND PRIVATE SECTOR BANKS...A STUDY OF VARIOUS TYPES OF LOANS OF SELECTED PUBLIC AND PRIVATE SECTOR BANKS...
A STUDY OF VARIOUS TYPES OF LOANS OF SELECTED PUBLIC AND PRIVATE SECTOR BANKS...IAEME Publication
 
EXPERIMENTAL STUDY OF MECHANICAL AND TRIBOLOGICAL RELATION OF NYLON/BaSO4 POL...
EXPERIMENTAL STUDY OF MECHANICAL AND TRIBOLOGICAL RELATION OF NYLON/BaSO4 POL...EXPERIMENTAL STUDY OF MECHANICAL AND TRIBOLOGICAL RELATION OF NYLON/BaSO4 POL...
EXPERIMENTAL STUDY OF MECHANICAL AND TRIBOLOGICAL RELATION OF NYLON/BaSO4 POL...IAEME Publication
 
ROLE OF SOCIAL ENTREPRENEURSHIP IN RURAL DEVELOPMENT OF INDIA - PROBLEMS AND ...
ROLE OF SOCIAL ENTREPRENEURSHIP IN RURAL DEVELOPMENT OF INDIA - PROBLEMS AND ...ROLE OF SOCIAL ENTREPRENEURSHIP IN RURAL DEVELOPMENT OF INDIA - PROBLEMS AND ...
ROLE OF SOCIAL ENTREPRENEURSHIP IN RURAL DEVELOPMENT OF INDIA - PROBLEMS AND ...IAEME Publication
 
OPTIMAL RECONFIGURATION OF POWER DISTRIBUTION RADIAL NETWORK USING HYBRID MET...
OPTIMAL RECONFIGURATION OF POWER DISTRIBUTION RADIAL NETWORK USING HYBRID MET...OPTIMAL RECONFIGURATION OF POWER DISTRIBUTION RADIAL NETWORK USING HYBRID MET...
OPTIMAL RECONFIGURATION OF POWER DISTRIBUTION RADIAL NETWORK USING HYBRID MET...IAEME Publication
 
APPLICATION OF FRUGAL APPROACH FOR PRODUCTIVITY IMPROVEMENT - A CASE STUDY OF...
APPLICATION OF FRUGAL APPROACH FOR PRODUCTIVITY IMPROVEMENT - A CASE STUDY OF...APPLICATION OF FRUGAL APPROACH FOR PRODUCTIVITY IMPROVEMENT - A CASE STUDY OF...
APPLICATION OF FRUGAL APPROACH FOR PRODUCTIVITY IMPROVEMENT - A CASE STUDY OF...IAEME Publication
 
A MULTIPLE – CHANNEL QUEUING MODELS ON FUZZY ENVIRONMENT
A MULTIPLE – CHANNEL QUEUING MODELS ON FUZZY ENVIRONMENTA MULTIPLE – CHANNEL QUEUING MODELS ON FUZZY ENVIRONMENT
A MULTIPLE – CHANNEL QUEUING MODELS ON FUZZY ENVIRONMENTIAEME Publication
 

Plus de IAEME Publication (20)

IAEME_Publication_Call_for_Paper_September_2022.pdf
IAEME_Publication_Call_for_Paper_September_2022.pdfIAEME_Publication_Call_for_Paper_September_2022.pdf
IAEME_Publication_Call_for_Paper_September_2022.pdf
 
MODELING AND ANALYSIS OF SURFACE ROUGHNESS AND WHITE LATER THICKNESS IN WIRE-...
MODELING AND ANALYSIS OF SURFACE ROUGHNESS AND WHITE LATER THICKNESS IN WIRE-...MODELING AND ANALYSIS OF SURFACE ROUGHNESS AND WHITE LATER THICKNESS IN WIRE-...
MODELING AND ANALYSIS OF SURFACE ROUGHNESS AND WHITE LATER THICKNESS IN WIRE-...
 
A STUDY ON THE REASONS FOR TRANSGENDER TO BECOME ENTREPRENEURS
A STUDY ON THE REASONS FOR TRANSGENDER TO BECOME ENTREPRENEURSA STUDY ON THE REASONS FOR TRANSGENDER TO BECOME ENTREPRENEURS
A STUDY ON THE REASONS FOR TRANSGENDER TO BECOME ENTREPRENEURS
 
BROAD UNEXPOSED SKILLS OF TRANSGENDER ENTREPRENEURS
BROAD UNEXPOSED SKILLS OF TRANSGENDER ENTREPRENEURSBROAD UNEXPOSED SKILLS OF TRANSGENDER ENTREPRENEURS
BROAD UNEXPOSED SKILLS OF TRANSGENDER ENTREPRENEURS
 
DETERMINANTS AFFECTING THE USER'S INTENTION TO USE MOBILE BANKING APPLICATIONS
DETERMINANTS AFFECTING THE USER'S INTENTION TO USE MOBILE BANKING APPLICATIONSDETERMINANTS AFFECTING THE USER'S INTENTION TO USE MOBILE BANKING APPLICATIONS
DETERMINANTS AFFECTING THE USER'S INTENTION TO USE MOBILE BANKING APPLICATIONS
 
ANALYSE THE USER PREDILECTION ON GPAY AND PHONEPE FOR DIGITAL TRANSACTIONS
ANALYSE THE USER PREDILECTION ON GPAY AND PHONEPE FOR DIGITAL TRANSACTIONSANALYSE THE USER PREDILECTION ON GPAY AND PHONEPE FOR DIGITAL TRANSACTIONS
ANALYSE THE USER PREDILECTION ON GPAY AND PHONEPE FOR DIGITAL TRANSACTIONS
 
VOICE BASED ATM FOR VISUALLY IMPAIRED USING ARDUINO
VOICE BASED ATM FOR VISUALLY IMPAIRED USING ARDUINOVOICE BASED ATM FOR VISUALLY IMPAIRED USING ARDUINO
VOICE BASED ATM FOR VISUALLY IMPAIRED USING ARDUINO
 
IMPACT OF EMOTIONAL INTELLIGENCE ON HUMAN RESOURCE MANAGEMENT PRACTICES AMONG...
IMPACT OF EMOTIONAL INTELLIGENCE ON HUMAN RESOURCE MANAGEMENT PRACTICES AMONG...IMPACT OF EMOTIONAL INTELLIGENCE ON HUMAN RESOURCE MANAGEMENT PRACTICES AMONG...
IMPACT OF EMOTIONAL INTELLIGENCE ON HUMAN RESOURCE MANAGEMENT PRACTICES AMONG...
 
VISUALISING AGING PARENTS & THEIR CLOSE CARERS LIFE JOURNEY IN AGING ECONOMY
VISUALISING AGING PARENTS & THEIR CLOSE CARERS LIFE JOURNEY IN AGING ECONOMYVISUALISING AGING PARENTS & THEIR CLOSE CARERS LIFE JOURNEY IN AGING ECONOMY
VISUALISING AGING PARENTS & THEIR CLOSE CARERS LIFE JOURNEY IN AGING ECONOMY
 
A STUDY ON THE IMPACT OF ORGANIZATIONAL CULTURE ON THE EFFECTIVENESS OF PERFO...
A STUDY ON THE IMPACT OF ORGANIZATIONAL CULTURE ON THE EFFECTIVENESS OF PERFO...A STUDY ON THE IMPACT OF ORGANIZATIONAL CULTURE ON THE EFFECTIVENESS OF PERFO...
A STUDY ON THE IMPACT OF ORGANIZATIONAL CULTURE ON THE EFFECTIVENESS OF PERFO...
 
GANDHI ON NON-VIOLENT POLICE
GANDHI ON NON-VIOLENT POLICEGANDHI ON NON-VIOLENT POLICE
GANDHI ON NON-VIOLENT POLICE
 
A STUDY ON TALENT MANAGEMENT AND ITS IMPACT ON EMPLOYEE RETENTION IN SELECTED...
A STUDY ON TALENT MANAGEMENT AND ITS IMPACT ON EMPLOYEE RETENTION IN SELECTED...A STUDY ON TALENT MANAGEMENT AND ITS IMPACT ON EMPLOYEE RETENTION IN SELECTED...
A STUDY ON TALENT MANAGEMENT AND ITS IMPACT ON EMPLOYEE RETENTION IN SELECTED...
 
ATTRITION IN THE IT INDUSTRY DURING COVID-19 PANDEMIC: LINKING EMOTIONAL INTE...
ATTRITION IN THE IT INDUSTRY DURING COVID-19 PANDEMIC: LINKING EMOTIONAL INTE...ATTRITION IN THE IT INDUSTRY DURING COVID-19 PANDEMIC: LINKING EMOTIONAL INTE...
ATTRITION IN THE IT INDUSTRY DURING COVID-19 PANDEMIC: LINKING EMOTIONAL INTE...
 
INFLUENCE OF TALENT MANAGEMENT PRACTICES ON ORGANIZATIONAL PERFORMANCE A STUD...
INFLUENCE OF TALENT MANAGEMENT PRACTICES ON ORGANIZATIONAL PERFORMANCE A STUD...INFLUENCE OF TALENT MANAGEMENT PRACTICES ON ORGANIZATIONAL PERFORMANCE A STUD...
INFLUENCE OF TALENT MANAGEMENT PRACTICES ON ORGANIZATIONAL PERFORMANCE A STUD...
 
A STUDY OF VARIOUS TYPES OF LOANS OF SELECTED PUBLIC AND PRIVATE SECTOR BANKS...
A STUDY OF VARIOUS TYPES OF LOANS OF SELECTED PUBLIC AND PRIVATE SECTOR BANKS...A STUDY OF VARIOUS TYPES OF LOANS OF SELECTED PUBLIC AND PRIVATE SECTOR BANKS...
A STUDY OF VARIOUS TYPES OF LOANS OF SELECTED PUBLIC AND PRIVATE SECTOR BANKS...
 
EXPERIMENTAL STUDY OF MECHANICAL AND TRIBOLOGICAL RELATION OF NYLON/BaSO4 POL...
EXPERIMENTAL STUDY OF MECHANICAL AND TRIBOLOGICAL RELATION OF NYLON/BaSO4 POL...EXPERIMENTAL STUDY OF MECHANICAL AND TRIBOLOGICAL RELATION OF NYLON/BaSO4 POL...
EXPERIMENTAL STUDY OF MECHANICAL AND TRIBOLOGICAL RELATION OF NYLON/BaSO4 POL...
 
ROLE OF SOCIAL ENTREPRENEURSHIP IN RURAL DEVELOPMENT OF INDIA - PROBLEMS AND ...
ROLE OF SOCIAL ENTREPRENEURSHIP IN RURAL DEVELOPMENT OF INDIA - PROBLEMS AND ...ROLE OF SOCIAL ENTREPRENEURSHIP IN RURAL DEVELOPMENT OF INDIA - PROBLEMS AND ...
ROLE OF SOCIAL ENTREPRENEURSHIP IN RURAL DEVELOPMENT OF INDIA - PROBLEMS AND ...
 
OPTIMAL RECONFIGURATION OF POWER DISTRIBUTION RADIAL NETWORK USING HYBRID MET...
OPTIMAL RECONFIGURATION OF POWER DISTRIBUTION RADIAL NETWORK USING HYBRID MET...OPTIMAL RECONFIGURATION OF POWER DISTRIBUTION RADIAL NETWORK USING HYBRID MET...
OPTIMAL RECONFIGURATION OF POWER DISTRIBUTION RADIAL NETWORK USING HYBRID MET...
 
APPLICATION OF FRUGAL APPROACH FOR PRODUCTIVITY IMPROVEMENT - A CASE STUDY OF...
APPLICATION OF FRUGAL APPROACH FOR PRODUCTIVITY IMPROVEMENT - A CASE STUDY OF...APPLICATION OF FRUGAL APPROACH FOR PRODUCTIVITY IMPROVEMENT - A CASE STUDY OF...
APPLICATION OF FRUGAL APPROACH FOR PRODUCTIVITY IMPROVEMENT - A CASE STUDY OF...
 
A MULTIPLE – CHANNEL QUEUING MODELS ON FUZZY ENVIRONMENT
A MULTIPLE – CHANNEL QUEUING MODELS ON FUZZY ENVIRONMENTA MULTIPLE – CHANNEL QUEUING MODELS ON FUZZY ENVIRONMENT
A MULTIPLE – CHANNEL QUEUING MODELS ON FUZZY ENVIRONMENT
 

Dernier

AI Fame Rush Review – Virtual Influencer Creation In Just Minutes
AI Fame Rush Review – Virtual Influencer Creation In Just MinutesAI Fame Rush Review – Virtual Influencer Creation In Just Minutes
AI Fame Rush Review – Virtual Influencer Creation In Just MinutesMd Hossain Ali
 
IESVE Software for Florida Code Compliance Using ASHRAE 90.1-2019
IESVE Software for Florida Code Compliance Using ASHRAE 90.1-2019IESVE Software for Florida Code Compliance Using ASHRAE 90.1-2019
IESVE Software for Florida Code Compliance Using ASHRAE 90.1-2019IES VE
 
OpenShift Commons Paris - Choose Your Own Observability Adventure
OpenShift Commons Paris - Choose Your Own Observability AdventureOpenShift Commons Paris - Choose Your Own Observability Adventure
OpenShift Commons Paris - Choose Your Own Observability AdventureEric D. Schabell
 
Things you didn't know you can use in your Salesforce
Things you didn't know you can use in your SalesforceThings you didn't know you can use in your Salesforce
Things you didn't know you can use in your SalesforceMartin Humpolec
 
Artificial Intelligence & SEO Trends for 2024
Artificial Intelligence & SEO Trends for 2024Artificial Intelligence & SEO Trends for 2024
Artificial Intelligence & SEO Trends for 2024D Cloud Solutions
 
Nanopower In Semiconductor Industry.pdf
Nanopower  In Semiconductor Industry.pdfNanopower  In Semiconductor Industry.pdf
Nanopower In Semiconductor Industry.pdfPedro Manuel
 
Cloud Revolution: Exploring the New Wave of Serverless Spatial Data
Cloud Revolution: Exploring the New Wave of Serverless Spatial DataCloud Revolution: Exploring the New Wave of Serverless Spatial Data
Cloud Revolution: Exploring the New Wave of Serverless Spatial DataSafe Software
 
Connector Corner: Extending LLM automation use cases with UiPath GenAI connec...
Connector Corner: Extending LLM automation use cases with UiPath GenAI connec...Connector Corner: Extending LLM automation use cases with UiPath GenAI connec...
Connector Corner: Extending LLM automation use cases with UiPath GenAI connec...DianaGray10
 
UiPath Studio Web workshop series - Day 7
UiPath Studio Web workshop series - Day 7UiPath Studio Web workshop series - Day 7
UiPath Studio Web workshop series - Day 7DianaGray10
 
9 Steps For Building Winning Founding Team
9 Steps For Building Winning Founding Team9 Steps For Building Winning Founding Team
9 Steps For Building Winning Founding TeamAdam Moalla
 
Secure your environment with UiPath and CyberArk technologies - Session 1
Secure your environment with UiPath and CyberArk technologies - Session 1Secure your environment with UiPath and CyberArk technologies - Session 1
Secure your environment with UiPath and CyberArk technologies - Session 1DianaGray10
 
Comparing Sidecar-less Service Mesh from Cilium and Istio
Comparing Sidecar-less Service Mesh from Cilium and IstioComparing Sidecar-less Service Mesh from Cilium and Istio
Comparing Sidecar-less Service Mesh from Cilium and IstioChristian Posta
 
Spring24-Release Overview - Wellingtion User Group-1.pdf
Spring24-Release Overview - Wellingtion User Group-1.pdfSpring24-Release Overview - Wellingtion User Group-1.pdf
Spring24-Release Overview - Wellingtion User Group-1.pdfAnna Loughnan Colquhoun
 
Babel Compiler - Transforming JavaScript for All Browsers.pptx
Babel Compiler - Transforming JavaScript for All Browsers.pptxBabel Compiler - Transforming JavaScript for All Browsers.pptx
Babel Compiler - Transforming JavaScript for All Browsers.pptxYounusS2
 
Meet the new FSP 3000 M-Flex800™
Meet the new FSP 3000 M-Flex800™Meet the new FSP 3000 M-Flex800™
Meet the new FSP 3000 M-Flex800™Adtran
 
UiPath Solutions Management Preview - Northern CA Chapter - March 22.pdf
UiPath Solutions Management Preview - Northern CA Chapter - March 22.pdfUiPath Solutions Management Preview - Northern CA Chapter - March 22.pdf
UiPath Solutions Management Preview - Northern CA Chapter - March 22.pdfDianaGray10
 
Introduction to Matsuo Laboratory (ENG).pptx
Introduction to Matsuo Laboratory (ENG).pptxIntroduction to Matsuo Laboratory (ENG).pptx
Introduction to Matsuo Laboratory (ENG).pptxMatsuo Lab
 
Salesforce Miami User Group Event - 1st Quarter 2024
Salesforce Miami User Group Event - 1st Quarter 2024Salesforce Miami User Group Event - 1st Quarter 2024
Salesforce Miami User Group Event - 1st Quarter 2024SkyPlanner
 
Digital magic. A small project for controlling smart light bulbs.
Digital magic. A small project for controlling smart light bulbs.Digital magic. A small project for controlling smart light bulbs.
Digital magic. A small project for controlling smart light bulbs.francesco barbera
 
Using IESVE for Loads, Sizing and Heat Pump Modeling to Achieve Decarbonization
Using IESVE for Loads, Sizing and Heat Pump Modeling to Achieve DecarbonizationUsing IESVE for Loads, Sizing and Heat Pump Modeling to Achieve Decarbonization
Using IESVE for Loads, Sizing and Heat Pump Modeling to Achieve DecarbonizationIES VE
 

Dernier (20)

AI Fame Rush Review – Virtual Influencer Creation In Just Minutes
AI Fame Rush Review – Virtual Influencer Creation In Just MinutesAI Fame Rush Review – Virtual Influencer Creation In Just Minutes
AI Fame Rush Review – Virtual Influencer Creation In Just Minutes
 
IESVE Software for Florida Code Compliance Using ASHRAE 90.1-2019
IESVE Software for Florida Code Compliance Using ASHRAE 90.1-2019IESVE Software for Florida Code Compliance Using ASHRAE 90.1-2019
IESVE Software for Florida Code Compliance Using ASHRAE 90.1-2019
 
OpenShift Commons Paris - Choose Your Own Observability Adventure
OpenShift Commons Paris - Choose Your Own Observability AdventureOpenShift Commons Paris - Choose Your Own Observability Adventure
OpenShift Commons Paris - Choose Your Own Observability Adventure
 
Things you didn't know you can use in your Salesforce
Things you didn't know you can use in your SalesforceThings you didn't know you can use in your Salesforce
Things you didn't know you can use in your Salesforce
 
Artificial Intelligence & SEO Trends for 2024
Artificial Intelligence & SEO Trends for 2024Artificial Intelligence & SEO Trends for 2024
Artificial Intelligence & SEO Trends for 2024
 
Nanopower In Semiconductor Industry.pdf
Nanopower  In Semiconductor Industry.pdfNanopower  In Semiconductor Industry.pdf
Nanopower In Semiconductor Industry.pdf
 
Cloud Revolution: Exploring the New Wave of Serverless Spatial Data
Cloud Revolution: Exploring the New Wave of Serverless Spatial DataCloud Revolution: Exploring the New Wave of Serverless Spatial Data
Cloud Revolution: Exploring the New Wave of Serverless Spatial Data
 
Connector Corner: Extending LLM automation use cases with UiPath GenAI connec...
Connector Corner: Extending LLM automation use cases with UiPath GenAI connec...Connector Corner: Extending LLM automation use cases with UiPath GenAI connec...
Connector Corner: Extending LLM automation use cases with UiPath GenAI connec...
 
UiPath Studio Web workshop series - Day 7
UiPath Studio Web workshop series - Day 7UiPath Studio Web workshop series - Day 7
UiPath Studio Web workshop series - Day 7
 
9 Steps For Building Winning Founding Team
9 Steps For Building Winning Founding Team9 Steps For Building Winning Founding Team
9 Steps For Building Winning Founding Team
 
Secure your environment with UiPath and CyberArk technologies - Session 1
Secure your environment with UiPath and CyberArk technologies - Session 1Secure your environment with UiPath and CyberArk technologies - Session 1
Secure your environment with UiPath and CyberArk technologies - Session 1
 
Comparing Sidecar-less Service Mesh from Cilium and Istio
Comparing Sidecar-less Service Mesh from Cilium and IstioComparing Sidecar-less Service Mesh from Cilium and Istio
Comparing Sidecar-less Service Mesh from Cilium and Istio
 
Spring24-Release Overview - Wellingtion User Group-1.pdf
Spring24-Release Overview - Wellingtion User Group-1.pdfSpring24-Release Overview - Wellingtion User Group-1.pdf
Spring24-Release Overview - Wellingtion User Group-1.pdf
 
Babel Compiler - Transforming JavaScript for All Browsers.pptx
Babel Compiler - Transforming JavaScript for All Browsers.pptxBabel Compiler - Transforming JavaScript for All Browsers.pptx
Babel Compiler - Transforming JavaScript for All Browsers.pptx
 
Meet the new FSP 3000 M-Flex800™
Meet the new FSP 3000 M-Flex800™Meet the new FSP 3000 M-Flex800™
Meet the new FSP 3000 M-Flex800™
 
UiPath Solutions Management Preview - Northern CA Chapter - March 22.pdf
UiPath Solutions Management Preview - Northern CA Chapter - March 22.pdfUiPath Solutions Management Preview - Northern CA Chapter - March 22.pdf
UiPath Solutions Management Preview - Northern CA Chapter - March 22.pdf
 
Introduction to Matsuo Laboratory (ENG).pptx
Introduction to Matsuo Laboratory (ENG).pptxIntroduction to Matsuo Laboratory (ENG).pptx
Introduction to Matsuo Laboratory (ENG).pptx
 
Salesforce Miami User Group Event - 1st Quarter 2024
Salesforce Miami User Group Event - 1st Quarter 2024Salesforce Miami User Group Event - 1st Quarter 2024
Salesforce Miami User Group Event - 1st Quarter 2024
 
Digital magic. A small project for controlling smart light bulbs.
Digital magic. A small project for controlling smart light bulbs.Digital magic. A small project for controlling smart light bulbs.
Digital magic. A small project for controlling smart light bulbs.
 
Using IESVE for Loads, Sizing and Heat Pump Modeling to Achieve Decarbonization
Using IESVE for Loads, Sizing and Heat Pump Modeling to Achieve DecarbonizationUsing IESVE for Loads, Sizing and Heat Pump Modeling to Achieve Decarbonization
Using IESVE for Loads, Sizing and Heat Pump Modeling to Achieve Decarbonization
 

High performance domino full adder design under different body biased technology

  • 1. International Journal of Advanced Research in Engineering and Technology (IJARET), ISSN 0976 – 6480(Print), ISSN 0976 – 6499(Online) Volume 4, Issue 2, March – April (2013), © IAEME 125 HIGHPERFORMANCEDOMINOFULLADDERDESIGNUNDER DIFFERENTBODYBIASEDTECHNOLOGY Saradindu Panda1 , Supriyo Srimani2 , Prof. Bansibadan Maji3 , Prof. Asish Kumar Mukhopadhyay4 1,2 Dept. of Electronics and Communication Engineering, Narula Institute of Technology, Kolkata, India 3 Professor & Head, Dept. of Electronics and Communication Engineering, NIT, Durgapur, India 4 Director, BITM, Santiniketan, Birbhum, West Bengal, India. ABSTRACT With the advancement in semiconductor technology, chip densities are increasing, so the power consumption in VLSI circuits has become a major problem of consideration. More power consumption reduces the battery life of the devices and increases packaging cost. In modern digital VLSI circuits Dynamic domino logic circuits are widely used. Static CMOS logic circuits are very low speed circuit. Dynamic CMOS circuits, featuring a high speed operation are used in high performance VLSI designs. In this work, domino Full Adder is designed with various body biasing circuit. The proposed design is tested in 150nm and 45nm. Moreover Noise, Power and Delay have been compared also. Keywords: Conventional body bias, CMOS, Domino logic, Dynamic power. I. INTRODUCTION A CMOS circuit can have two kinds of Power consumption- dynamic or static. Dynamic power dissipation takes place due to switching activities and charging and discharging of load capacitances. Static power consumption is another type of power dissipation in CMOS circuits [1]. The power consumed in high performance Microprocessor has increased to levels that impose a fundamental limitation to increasing performance and INTERNATIONAL JOURNAL OF ADVANCED RESEARCH IN ENGINEERING AND TECHNOLOGY (IJARET) ISSN 0976 - 6480 (Print) ISSN 0976 - 6499 (Online) Volume 4, Issue 2 March – April 2013, pp. 125-133 © IAEME: www.iaeme.com/ijaret.asp Journal Impact Factor (2013): 5.8376 (Calculated by GISI) www.jifactor.com IJARET © I A E M E
  • 2. International Journal of Advanced Research in Engineering and Technology (IJARET), ISSN 0976 – 6480(Print), ISSN 0976 – 6499(Online) Volume 4, Issue 2, March – April (2013), © IAEME 126 functionality [3]. Domino logic circuit techniques are extensively applied in high performance microprocessors due to the superior speed and area characteristics of compared to static CMOS circuits [4]. Domino logic circuits, however, are highly sensitive to noise as compared to static gates. Now a day’s enhancing the circuit speed without considering the power is not acceptable in circuit design. So it has become necessity of the VLSI circuits to reduce the dynamic as well as the static power consumption. Leakage currents with sub- threshold source-to-drain leakage, reverse bias junction band-to-band tunneling, gate oxide tunneling, and other current drawn continuously from the power supply cause static power dissipation. Dynamic switching power is quadratically reduced by lowering the supply voltage. Reduction of supply voltage after a certain limit affects the performance of the circuit, to maintain circuit performance of the circuit it is necessary to decrease the threshold voltage as well, but it leads to leakage power dissipation. At reduced threshold voltage, however sub threshold leakage current increase exponentially. So, lowering leakage currents are, therefore, highly desirable. Domino logic circuit techniques compared to static CMOS circuits are extensively applied in high performance microprocessors due to the speed and area characteristics of domino CMOS circuits. It has become a major challenge to design error free operation of domino logic circuits as on-chip noise becomes more with technology scaling and increasing operating frequencies. A portable system must be designed for low power consumption. Supply voltage scaling is an effective way to reduce power consumption. However, threshold voltage cannot be scaled down with the same rate. So, sub threshold operation is a better option for low power applications. The sub threshold logic operates with the power supply ddV less than the threshold voltage thV of the transistor. In this paper domino FULL ADDER with different substrate biasing techniques are designed and their performances are compared. Power consumption, delay, noise are used as parameters in sub threshold region. The designs are tested and compared at 150 nm and 45 nm technologies to prove the technology independence of the proposed design. A. Full Adder A and B are the adder inputs, Ci is the carry input, S is the sum output, and Co is the carry output. The Boolean expressions for S and Co are given by the following equations: iiiii ABCCBACBACBACBAs +++=⊕⊕= ii ACBCABC ++=0 Some logic manipulations can help to reduce the transistor count. The following is an example of such a reorganized equation set: ii ACBCABC ++=0 )(0 ii CBACABCS +++= Fig:1 shows the circuit diagram of a CMOS Full Adder Circuit and Fig: 2 show the output wave form of the Full Adder Circuit: :
  • 3. International Journal of Advanced Research in Engineering and Technology (IJARET), ISSN 0976 – 6480(Print), ISSN 0976 – 6499(Online) Volume 4, Issue 2, March – April (2013), © IAEME 127 Fig. 1 Circuit diagram of a Full Adder Circuit Fig. 2 Output wave form of a Full Adder Circuit II. CIRCUIT TECHNIQUES Dynamic domino logic circuits are widely used in modern VLSI circuits. These dynamic circuits are often favored in high performance designs because of the speed advantage offered over static CMOS logic. The main drawbacks of dynamic logic are a lack of design automation, increased power Consumption. As supply voltage is reduced, delay increases, unless threshold voltage TV is also decreased. The voltage difference between the source and the substrate BSV also affects the width of the depletion layer and due to changes in the charge in depletion layer voltage across the oxide also get changed. Therefore the expression for the threshold voltage is given by: ( ) OX SBFas FFBT C VqN VV + ++= φε φ 22 2 The threshold difference due to an applied source-substrate voltage can therefore be expressed by: ( )( )FSBFT VV φφγ 22 −+=∆ Where, γ is the body effect parameter given by OX as C qNε γ 2 = III. STANDARD DOMINO NAND GATE A standard domino NAND gate is as shown in Figure 3. A standard Domino NAND gate consists of one p-type transistor and an n-type dynamic logic block. During pre-charge phase the output node of the dynamic CMOS stage is pre-charged to high logic level. During
  • 4. International Journal of Advanced Research in Engineering and Technology (IJARET), ISSN 0976 – 6480(Print), ISSN 0976 – 6499(Online) Volume 4, Issue 2, March – April (2013), © IAEME 128 evaluation phase, the output node of the dynamic CMOS stage is either discharged to a low level or it remains high, means that, the output node may be selectively discharged through the n-type logic block depending upon whether there is a path exist to the GND or not. It depends upon the inputs of the NMOS logic block. If a path to ground is not formed during the evaluation phase, means there is no conducting path exist to the ground, we get the high logic level at the output. If inputs to the n-type logic blocks are such that it makes a conducting path to the ground, output will be low. Fig. 3 Circuit Diagram of a Domino NAND gate. IV. PROPOSED BODY BIASED FULL ADDER In order to enhance the performance of the circuit, various body biasing techniques are used. The substrate of the MOS transistors is connected in six different ways. Six body biasing schemes for the evaluation networks are shown in figure 4. 1. The substrate of NMOS is connected to clock and the substrate of PMOS is connected to supply voltage VDD (SB1). 2. The substrate of NMOS and PMOS is connected to clock (SB2). 3. The substrate of NMOS is connected to supply voltage VDD and the substrate of PMOS is connected to Ground (SB3). 4. The substrate of NMOS is connected to supply voltage VDD and the substrate of PMOS is connected to clock (SB4). 5. The substrate of NMOS and PMOS both connected to supply voltage VDD (SB5). 6. The substrate of NMOS is connected to its source terminal and the substrate of PMOS is connected to clock (SB6).
  • 5. International Journal of Advanced Research in Engineering and Technology (IJARET), ISSN 0976 – 6480(Print), ISSN 0976 – 6499(Online) Volume 4, Issue 2, March – April (2013), © IAEME 129 a. b. c. d. e. f. Fig. 4 (a)SB1, (b)SB2, (c)SB3, (d)SB4, (e)SB5, (f)SB6. For 45nm: NMOS: W=0.135u L=0.045u AS=AD0.030375p PS=PD=0.72u PMOS: W=0.27u L=0.045u AS=AD=0.06075p PS=PD=0.99u For 150nm: NMOS: W=.45u L=.15u AS=AD=.3375p PS=PD=2.4u PMOS: W=.9u L=.15u AS=AD=.675p PS=PD=3.3u
  • 6. International Journal of Advanced Research in Engineering and Technology (IJARET), ISSN 0976 – 6480(Print), ISSN 0976 – 6499(Online) Volume 4, Issue 2, March – April (2013), © IAEME 130 V. SIMULATION RESULT The designs are simulated using 150nm and 45nm technology. The supply voltage in 150 nm is 0.4 V and 0.2 V for 45 nm are used. Power consumption, delay, Noise is measured. Fig. 5 Output wave form of a Full Adder Fig. 6 Output wave form of a Full Adder in Circuit 150nm technology Circuit in 45nm technology Fig. 7 Power Consumption at different Fig. 8 Power Consumption at different bias in 150nm technology bias in 45nm technology Fig. 9 Delay at different bias in 150nm Fig. 10 Delay at different bias in 45nm technology technology
  • 7. International Journal of Advanced Research in Engineering and Technology (IJARET), ISSN 0976 – 6480(Print), ISSN 0976 – 6499(Online) Volume 4, Issue 2, March – April (2013), © IAEME 131 Fig. 11 Output Noise at different bias in Fig. 12 Output Noise at different bias in 150nm technology 45nm technology Table 1: Comparison of Noise, Power and Delay of Full Adder Circuits under Different Bias and Different Scaling Technology SB6 biasing, in which the substrate of NMOS is connected to its source terminal and the substrate of PMOS is connected to clock condition, shows minimum power consumption, delay. At supply voltage of 0.2V, SB6 biasing condition again shows minimum value of power consumption. Similar results are obtained in 150 nm technology at supply voltage of 0.4V confirming that the SB6 biasing is the best biasing for domino Full Adder design. The power consumption by the gate is least at various supply voltages, when the SB6 biasing is used. The SB2 biased gate shows sudden decrease in delay at supply voltage. The noise is almost similar in all cases in 45nm as well as 150nm technology. In case of 150 nm technology the operating frequency is 1GHz but for 45nm technology the operating frequency is 1000MHz. Higher frequency cannot be used in 45nm technology, because due to small length collision increase between the carriers so the noise increases. The power consumption among t various biasing by the gate SB6 biasing is less than the other biasing schemes. Bias I II III IV V VI 150nm Noise (µV) 330 340 370 300 350 350 Power (nW) 7.2 6.1 3.1 7.1 3.52 0.44 Delay (pSec) 12.3 2.3 5.8 12 6.8 8.77 90nm Noise (µV) 2.49 2.47 2.52 2.46 2.5 2.5 Power (pW) 0.936 1.31 1.81 1.71 1.75 0.25 Delay (pSec) 1.26 1.29 2.4 1 2.3 7.2
  • 8. International Journal of Advanced Research in Engineering and Technology (IJARET), ISSN 0976 – 6480(Print), ISSN 0976 – 6499(Online) Volume 4, Issue 2, March – April (2013), © IAEME 132 VI. CONCLUSION Domino logic circuit techniques compared to static CMOS circuits are extensively applied in high performance microprocessors due to the speed and area characteristics of domino CMOS circuits. Comparison of body bias methods using delay, power and noise indicates ultra-low voltage domino circuits to be realized. Minimum energy in the sub threshold region then depends not only on supply voltage but also on the substrate bias voltage. Simulation analysis reveals that the Full Adder design using SB6 biasing scheme is an energy efficient design. VII. ACKNOWLEDGEMENTS The authors would like to thank Prof. (Dr.) M.R.Kanjilal and Faculty Members, Department of Electronics and Communication Engineering, Narula Institute of Technology, WBUT, for many insightful discussions. REFERENCES Journal Papers [1] Pushpa Raikwal V. Neema, and S. Katiyal, “LOW POWER WITH IMPROVED NOISE MARGIN FOR DOMINO CMOS NAND GATE”, Proceedings of the International Journal Of Computational Engineering Research / ISSN: 2250–3005. [2] H. Mangalam and K. Gunavathi, “Domino Logic Circuit with Reduced Leakage and Improved Noise Margin”,International Journal of Applied Engineering Research ISSN 0973- 4562 Volume 2, Number 4 (2007), pp. 585–593. [3] Aswathy G Nair and Gopakumar M G, “CS-CMOS: A Low-Noise Logic Family for Mixed Signal SOCS”, International journal of Electronics and Communication Engineering &Technology (IJECET), Volume 4, Issue 2, 2013, pp. 180 - 190, ISSN Print: 0976- 6464, ISSN Online: 0976 –6472. [4] P.Sreenivasulu, Krishnna veni, Dr. K.Srinivasa Rao and Dr.A.VinayaBabu. “Low Power Design Techniques of CMOS Digital Circuits”, International journal of Electronics and Communication Engineering &Technology (IJECET), Volume 3, Issue 2, 2012, pp. 199 - 208, ISSN Print: 0976- 6464, ISSN Online: 0976 –6472. Proceedings Papers [5] A. Alvandpour, P. Larsson-Edefors, and C. Svensson, “A Leakage Tolerant Multi- Phase Keeper for Wide Domino Circuits”, Proceedings of the IEEE International Conference on Electronics, Circuits and Systems, pp. 209-212, September 1999. [6] V. Kursun and E. G. Friedman, “Low Swing Dual Threshold Voltage Domino Logic”, Proceedings of the ACM/SIGDA Great Lakes Symposium on VLSI, April 2002. [7] R. Ronen et al., “Coming challenges in microarchitecture and architecture”, Proc. IEEE, vol. 89, pp. 325–339, Mar. 2001.
  • 9. International Journal of Advanced Research in Engineering and Technology (IJARET), ISSN 0976 – 6480(Print), ISSN 0976 – 6499(Online) Volume 4, Issue 2, March – April (2013), © IAEME 133 BIOGRAPHY Saradindu Panda, He received M.Tech from Jadavpur University in 2007 in VLSI Design and Microelectronics Technology. He is pursuing his PhD at NIT, Durgapur, West Bengal, India. Presently, he is involved in design and management of low-power and high speed integrated circuits with Solid State Devices in Nano Regime. He is now faculty in ECE Department at Narula Instutute of Technology, Kolkata, India. He has more than 15 publications in different International and National Journals and Conference Proceedings. Supriyo Srimani, He is pursuing B.Tech in ECE, Narula Instutute of Technology, Kolkata, India. His research interest in the area of VLSI Low Power Design, Image Processing, Signal Processing. Prof. (Dr.) Bansibadan Maji, He is now a senior Professor of ECE Department in NIT, Durgapur, West Bengal, India. He is now Head of The Department of ECE at NIT. His main research area on Microwave, Antenna, VLSI Design and Low power Device and Circuits. He has more than 56 publications in different International and National Journals and Conference Proceedings. Prof. (Dr.) A. K. Mukhopadhyay, He received M.Tech from IIT, Kharagpur, and Ph.D(Engg) from Jadavpur University, India. Currently, he is the Director of BITM, Santiniketan, Birbhum, West Bengal, India. He was the Principal of BCET, Durgapur. Previously he served as the Dean (Academic) and Head of Department of ECE, Dr. B. C. Roy Engineering College, Durgapur. He also worked at Narula Institute of Technology, Kolkata, College of Engineering & Management, Kolaghat, NERIST, Itanagar and IIT, Kharagpur. His current area of research includes Wireless and Mobile Networks and Overlay-based heterogeneous networks. He has 48 publications mostly in international journal and conference proceedings. He is a Life Fellow of the Institution of Engineers (I), Member, IEEE, Member, IEEE ComSoc, Global Member, ISOC; Sr. Life Member, CSI; Life Member, ISTE, IETE, SSI etc.