SlideShare a Scribd company logo
1 of 1
Download to read offline
I Question Paper Code: 68358 I
M.E. DEGREE EXAMINATION, JANUARY 2013.
First Semester
VLSI Design
VL 9213NL 913/10244 VL 105 - SOLID STATE DEVICE MODELING AND
SIMULATION
(Regulation 2009/2010)
Time : Three hours Maximum: 100 marks
Answer ALL questions.
PART A - (10 x 2 = 20 marks)
1. What is the need for modeling a system?
2. How is channel length modulation measured?
3. List the noise sources in a MOS transistor.
4. What is meant by single frequency excitation?
5. State the significances of pocket implantation.
6. What is meant by normal width effect?
7. How does reverse short-channel effect influence the performance of the
system?
8. Why does mobility degrade the performance?
9. What is meant by local process variation and mismatch?
10. List the various benchmark tests implemented for MOSEET device models.
PART B - (5 x 16 = 80 marks)
II. (a) (i) Enumerate the theory of non-ideal effects in advanced MOSFET
modeling.
(8)
(ii) Discuss the' requirements for MOSFET modeling In
RF applications.
(8)
Or
(b) (i) Establish the relative merits of the different basic MOSFET
models.
(8)
(ii)
Describe the philosophy involved in De-embedding techniques. (8)

More Related Content

Similar to Solid state device modeling and simulation jan2013 (1)

EC8652-WC IAT 2 QB.doc
EC8652-WC IAT 2 QB.docEC8652-WC IAT 2 QB.doc
EC8652-WC IAT 2 QB.docSubbuMurugan1
 
EC6801-WC IAT 2 QB.doc
EC6801-WC IAT 2 QB.docEC6801-WC IAT 2 QB.doc
EC6801-WC IAT 2 QB.docSubbuMurugan1
 
IMPACT OF DEVICE PARAMETERS OF TRIPLE GATE SOI-FINFET ON THE PERFORMANCE OF C...
IMPACT OF DEVICE PARAMETERS OF TRIPLE GATE SOI-FINFET ON THE PERFORMANCE OF C...IMPACT OF DEVICE PARAMETERS OF TRIPLE GATE SOI-FINFET ON THE PERFORMANCE OF C...
IMPACT OF DEVICE PARAMETERS OF TRIPLE GATE SOI-FINFET ON THE PERFORMANCE OF C...VLSICS Design
 
Design and test challenges in Nano-scale analog and mixed CMOS technology
Design and test challenges in Nano-scale analog and mixed CMOS technology Design and test challenges in Nano-scale analog and mixed CMOS technology
Design and test challenges in Nano-scale analog and mixed CMOS technology VLSICS Design
 
2 mark vlsi question bank
2 mark vlsi question bank2 mark vlsi question bank
2 mark vlsi question bankSekar Raja
 
SCHOTTKY TUNNELING SOURCE IMPACT IONIZATION MOSFET (STS-IMOS) WITH ENHANCED D...
SCHOTTKY TUNNELING SOURCE IMPACT IONIZATION MOSFET (STS-IMOS) WITH ENHANCED D...SCHOTTKY TUNNELING SOURCE IMPACT IONIZATION MOSFET (STS-IMOS) WITH ENHANCED D...
SCHOTTKY TUNNELING SOURCE IMPACT IONIZATION MOSFET (STS-IMOS) WITH ENHANCED D...VLSICS Design
 
rf ic design previous question papers
rf ic design previous question papersrf ic design previous question papers
rf ic design previous question papersbalajirao mahendrakar
 
Three dimensional integration of cmos inverter
Three dimensional integration of cmos inverterThree dimensional integration of cmos inverter
Three dimensional integration of cmos inverterIAEME Publication
 
Assessment Details and Submission Guidelines School Scho.docx
Assessment Details and Submission Guidelines School Scho.docxAssessment Details and Submission Guidelines School Scho.docx
Assessment Details and Submission Guidelines School Scho.docxgalerussel59292
 
EC8004-WN IAT 2 QB.doc
EC8004-WN IAT 2 QB.docEC8004-WN IAT 2 QB.doc
EC8004-WN IAT 2 QB.docSubbuMurugan1
 
IRJET - Predicting the Maximum Computational Power of Microprocessors using M...
IRJET - Predicting the Maximum Computational Power of Microprocessors using M...IRJET - Predicting the Maximum Computational Power of Microprocessors using M...
IRJET - Predicting the Maximum Computational Power of Microprocessors using M...IRJET Journal
 
Slantlet transform used for faults diagnosis in robot arm
Slantlet transform used for faults diagnosis in robot armSlantlet transform used for faults diagnosis in robot arm
Slantlet transform used for faults diagnosis in robot armIJEECSIAES
 
Slantlet transform used for faults diagnosis in robot arm
Slantlet transform used for faults diagnosis in robot armSlantlet transform used for faults diagnosis in robot arm
Slantlet transform used for faults diagnosis in robot armnooriasukmaningtyas
 

Similar to Solid state device modeling and simulation jan2013 (1) (20)

X10690 (me8097)
X10690 (me8097)X10690 (me8097)
X10690 (me8097)
 
EC8652-WC IAT 2 QB.doc
EC8652-WC IAT 2 QB.docEC8652-WC IAT 2 QB.doc
EC8652-WC IAT 2 QB.doc
 
EC6801-WC IAT 2 QB.doc
EC6801-WC IAT 2 QB.docEC6801-WC IAT 2 QB.doc
EC6801-WC IAT 2 QB.doc
 
9 d55201 testing & testability
9 d55201 testing & testability9 d55201 testing & testability
9 d55201 testing & testability
 
IMPACT OF DEVICE PARAMETERS OF TRIPLE GATE SOI-FINFET ON THE PERFORMANCE OF C...
IMPACT OF DEVICE PARAMETERS OF TRIPLE GATE SOI-FINFET ON THE PERFORMANCE OF C...IMPACT OF DEVICE PARAMETERS OF TRIPLE GATE SOI-FINFET ON THE PERFORMANCE OF C...
IMPACT OF DEVICE PARAMETERS OF TRIPLE GATE SOI-FINFET ON THE PERFORMANCE OF C...
 
Design and test challenges in Nano-scale analog and mixed CMOS technology
Design and test challenges in Nano-scale analog and mixed CMOS technology Design and test challenges in Nano-scale analog and mixed CMOS technology
Design and test challenges in Nano-scale analog and mixed CMOS technology
 
Ei8075 foli ut-1
Ei8075  foli ut-1Ei8075  foli ut-1
Ei8075 foli ut-1
 
2 mark vlsi question bank
2 mark vlsi question bank2 mark vlsi question bank
2 mark vlsi question bank
 
SCHOTTKY TUNNELING SOURCE IMPACT IONIZATION MOSFET (STS-IMOS) WITH ENHANCED D...
SCHOTTKY TUNNELING SOURCE IMPACT IONIZATION MOSFET (STS-IMOS) WITH ENHANCED D...SCHOTTKY TUNNELING SOURCE IMPACT IONIZATION MOSFET (STS-IMOS) WITH ENHANCED D...
SCHOTTKY TUNNELING SOURCE IMPACT IONIZATION MOSFET (STS-IMOS) WITH ENHANCED D...
 
rf ic design previous question papers
rf ic design previous question papersrf ic design previous question papers
rf ic design previous question papers
 
MAZZILLI
MAZZILLIMAZZILLI
MAZZILLI
 
Three dimensional integration of cmos inverter
Three dimensional integration of cmos inverterThree dimensional integration of cmos inverter
Three dimensional integration of cmos inverter
 
8th Semester Electronic and Communication Engineering (2013-June) Question Pa...
8th Semester Electronic and Communication Engineering (2013-June) Question Pa...8th Semester Electronic and Communication Engineering (2013-June) Question Pa...
8th Semester Electronic and Communication Engineering (2013-June) Question Pa...
 
Assessment Details and Submission Guidelines School Scho.docx
Assessment Details and Submission Guidelines School Scho.docxAssessment Details and Submission Guidelines School Scho.docx
Assessment Details and Submission Guidelines School Scho.docx
 
EC8004-WN IAT 2 QB.doc
EC8004-WN IAT 2 QB.docEC8004-WN IAT 2 QB.doc
EC8004-WN IAT 2 QB.doc
 
Performance Measurement of MEMS Elements
Performance Measurement of MEMS ElementsPerformance Measurement of MEMS Elements
Performance Measurement of MEMS Elements
 
IRJET - Predicting the Maximum Computational Power of Microprocessors using M...
IRJET - Predicting the Maximum Computational Power of Microprocessors using M...IRJET - Predicting the Maximum Computational Power of Microprocessors using M...
IRJET - Predicting the Maximum Computational Power of Microprocessors using M...
 
Variation response method CAE simulation suite
Variation response method CAE simulation suiteVariation response method CAE simulation suite
Variation response method CAE simulation suite
 
Slantlet transform used for faults diagnosis in robot arm
Slantlet transform used for faults diagnosis in robot armSlantlet transform used for faults diagnosis in robot arm
Slantlet transform used for faults diagnosis in robot arm
 
Slantlet transform used for faults diagnosis in robot arm
Slantlet transform used for faults diagnosis in robot armSlantlet transform used for faults diagnosis in robot arm
Slantlet transform used for faults diagnosis in robot arm
 

More from SRI TECHNOLOGICAL SOLUTIONS

Request for-new-pan-card-or-and-changes-or-correction-in-pan-data-form
Request for-new-pan-card-or-and-changes-or-correction-in-pan-data-formRequest for-new-pan-card-or-and-changes-or-correction-in-pan-data-form
Request for-new-pan-card-or-and-changes-or-correction-in-pan-data-formSRI TECHNOLOGICAL SOLUTIONS
 

More from SRI TECHNOLOGICAL SOLUTIONS (20)

Request for-new-pan-card-or-and-changes-or-correction-in-pan-data-form
Request for-new-pan-card-or-and-changes-or-correction-in-pan-data-formRequest for-new-pan-card-or-and-changes-or-correction-in-pan-data-form
Request for-new-pan-card-or-and-changes-or-correction-in-pan-data-form
 
Ieee 2020
Ieee 2020Ieee 2020
Ieee 2020
 
4
44
4
 
Testing of vlsi circuits jan2012
Testing of vlsi circuits jan2012Testing of vlsi circuits jan2012
Testing of vlsi circuits jan2012
 
Testing of vlsi circuits dec 2013
Testing of vlsi circuits dec 2013Testing of vlsi circuits dec 2013
Testing of vlsi circuits dec 2013
 
Physical design vlsi circuits jan 2013
Physical design vlsi circuits jan 2013Physical design vlsi circuits jan 2013
Physical design vlsi circuits jan 2013
 
Physical design dec2013
Physical design dec2013Physical design dec2013
Physical design dec2013
 
Embedded systems dec 2013
Embedded systems dec 2013Embedded systems dec 2013
Embedded systems dec 2013
 
Capp nov dec2012
Capp nov dec2012Capp nov dec2012
Capp nov dec2012
 
Capp june 2012
Capp june 2012Capp june 2012
Capp june 2012
 
Cad for vlsi circuits dec2013
Cad for vlsi circuits dec2013Cad for vlsi circuits dec2013
Cad for vlsi circuits dec2013
 
Asic june2012
Asic june2012Asic june2012
Asic june2012
 
Asic dec 2013
Asic dec 2013Asic dec 2013
Asic dec 2013
 
Asic dec 2010
Asic dec 2010Asic dec 2010
Asic dec 2010
 
Testing of vlsi circuits june2012
Testing of vlsi circuits june2012Testing of vlsi circuits june2012
Testing of vlsi circuits june2012
 
Dsp ic(3) jan 2013
Dsp ic(3) jan 2013Dsp ic(3) jan 2013
Dsp ic(3) jan 2013
 
Dsp ic june2013 (3)
Dsp ic june2013 (3)Dsp ic june2013 (3)
Dsp ic june2013 (3)
 
Dsp ic june2013 (2)
Dsp ic june2013 (2)Dsp ic june2013 (2)
Dsp ic june2013 (2)
 
Dsp ic(2) jan 2013
Dsp ic(2) jan 2013Dsp ic(2) jan 2013
Dsp ic(2) jan 2013
 
Cad for vlsi design june2013 (3)
Cad for vlsi design june2013 (3)Cad for vlsi design june2013 (3)
Cad for vlsi design june2013 (3)
 

Solid state device modeling and simulation jan2013 (1)

  • 1. I Question Paper Code: 68358 I M.E. DEGREE EXAMINATION, JANUARY 2013. First Semester VLSI Design VL 9213NL 913/10244 VL 105 - SOLID STATE DEVICE MODELING AND SIMULATION (Regulation 2009/2010) Time : Three hours Maximum: 100 marks Answer ALL questions. PART A - (10 x 2 = 20 marks) 1. What is the need for modeling a system? 2. How is channel length modulation measured? 3. List the noise sources in a MOS transistor. 4. What is meant by single frequency excitation? 5. State the significances of pocket implantation. 6. What is meant by normal width effect? 7. How does reverse short-channel effect influence the performance of the system? 8. Why does mobility degrade the performance? 9. What is meant by local process variation and mismatch? 10. List the various benchmark tests implemented for MOSEET device models. PART B - (5 x 16 = 80 marks) II. (a) (i) Enumerate the theory of non-ideal effects in advanced MOSFET modeling. (8) (ii) Discuss the' requirements for MOSFET modeling In RF applications. (8) Or (b) (i) Establish the relative merits of the different basic MOSFET models. (8) (ii) Describe the philosophy involved in De-embedding techniques. (8)