Network devices like switches or routers are most commonly designed a bottom-up. The switch vendors that offer products to their clients usually rely on external chips from 3rd party silicon vendors. The chip is the heart of the system and in practice determines how device OS is realized and what functionality it can offer. Since the chip is a fixed-function unit and its internal packet processing pipeline cannot be easily reconfigured at runtime, adding a new feature set is a complex process that may take months. This is because a chip redesign is usually required. P4 & Programmable ASIC’S aims to break these barriers and enable innovation on networking devices similar to CPU’s, GPU’s, DSP’s in the computing ecosystem.