SlideShare a Scribd company logo
1 of 17
RISC
RISC
Reduced Instruction Set Computers
 Microprocessor architecture
 Designed to perform a set of smaller computer instructions so
that it can operate at higher speeds
What RISC Does?
Concept: Break Operation into Simple Sub-
Operation.
Eg:- Load X,Load Y,add X and Y,Store Z
Problem: No Description of Instruction level
Parallelism.
Eg- how many CPU registers will it require?
Examples:-ARM,PowerPC
CISC
Complex Instruction Set Computers
Concept: Encode the Instruction Directly
Eg:-Add X & Y Put the Result in Z(For X,Y,Z Memory Addresses).
Problem: Some Instructions Take more time than others.
Eg:-x86,s390
The Comparison
RISC systems shorten execution time by reducing the clock cycles per instruction
(i.e. simple instructions take less time
to interpret)
CISC systems shorten execution time by reducing the number of instructions per program
The simple instruction set of RISC machines takes less time to interpret plus less hardware
Enables control unit to be hardwired for maximum speed Also allows room for
performance enhancement such as pipelining
Fewer instructions would mean fewer transistors, in turn less manufacturing cost
The more complex and variable instruction set of CISC
machines require more translation takes time as well more hardware .
RISC architectures require a large number of CPU registers
Let’s Take a Walk in History!
->Compilers were hard to build especially for machines with registers
->Make machine do more work than software
->Have instructions load and store directly to memory (memory-to-
memory operations)
->Software costs were rising and hardware costs were dropping
->Move as much functionality to hardware
->Magnetic core memory was used as main memory which was slow
and expensive
->Minimize assembly code
->Compilers were improving
->Simple compilers found it difficult to use more
complex instructions
->Optimizing compilers rarely needed more
powerful instructions
->Caches allowed main memory to be accessed
at similar speeds to control memory
->Semiconductor memory was replacing
magnetic core memory
->Reduced performance gap between control
and main memory
Technology was Advancing
Hardware is ParallelWhile Software is Sequential
More the Number of Transistors more work could be performed
-- In Simple Words,our languague
More the Memory,More Performance,More cores
More powerful Processing.
Eg:- A computer having 1 GB of RAM works more efficiently than a Computer
with 256 MB RAM
Software works Step by Step ,You do one thing than you do Another.
Eg:- Booting up of PC,Installing Windows,any type of softwares etc.
Inception of RISC
• 1974 – John Cocke (IBM) proved that 80% of work was done using only
20% of the instructions
• Three RISC projects
• IBM 801 machine (1974)
• Berkeley’s RISC-I and RISC-II processors (1980)
• Stanford’s MIPS processor (1981)
• 1986 – announcement of first commercial RISC chip
RISC Approach
• Use only simple instructions that can be executed within one clock
cycle
• Fewer transistors for instructions = more registers
• Pipelining
• Register-to-register operations
• Operand reuse
• Reduction of load/store
Pipelining
IF – Instruction Fetch
ID – Instruction Decode
OF – Operand Fetch
OE – Operand Execution
OS – Operation Store
IF ID O
F
OE O
S
IF ID O
F
OE O
S
IF ID O
F
OE O
S
IF ID O
F
OE O
S
IF ID O
F
OE O
S
IF ID O
F
OE O
S
Sequential
Pipelined
Clock Cycle
ClockCycle
Time
http://www.hardware
secrets.com/article/In
side-Pentium-4-
Architecture/235/4
Use of RISC today
• X86 is one of the only chips that retain CISC architecture
• Large base of proprietary PC applications were written for
X86 or compiled into X86 machine code
• Intel was able to spend vast amounts of money on
processor development to offset the RISC advantages
enough to maintain PC market share
• CISC and RISC architectures are nearly indistinguishable
• CISC processors use pipelining and can complete multiple
instructions per cycle
• Transistor technology has allowed more room on chips
allowing RISC to have more CISC like instruction
Other Advantages
• New microprocessors can be developed and tested more quickly if being less
complicated is one of it’s aims
• Smaller instruction sets are easier for compiler programmers to use
• Each type of processor has its benefits
• Depends what type of device to be built
• If it’s a small device
->RISC
• If it’s a large device
->CISC
Thank YOU !

More Related Content

What's hot

Introduction to microprocessor
Introduction to microprocessorIntroduction to microprocessor
Introduction to microprocessor
Sudhir Reddy
 
Risc cisc Difference
Risc cisc DifferenceRisc cisc Difference
Risc cisc Difference
Sehrish Asif
 
instruction cycle ppt
instruction cycle pptinstruction cycle ppt
instruction cycle ppt
sheetal singh
 

What's hot (20)

Introduction to microprocessor
Introduction to microprocessorIntroduction to microprocessor
Introduction to microprocessor
 
Arm processor
Arm processorArm processor
Arm processor
 
Superscalar processor
Superscalar processorSuperscalar processor
Superscalar processor
 
ARM Processors
ARM ProcessorsARM Processors
ARM Processors
 
Risc processors
Risc processorsRisc processors
Risc processors
 
Risc cisc Difference
Risc cisc DifferenceRisc cisc Difference
Risc cisc Difference
 
Flash memory
Flash memoryFlash memory
Flash memory
 
SRAM DRAM
SRAM DRAMSRAM DRAM
SRAM DRAM
 
Introduction to Embedded Systems
Introduction to Embedded SystemsIntroduction to Embedded Systems
Introduction to Embedded Systems
 
RISC and CISC Processors
RISC and CISC ProcessorsRISC and CISC Processors
RISC and CISC Processors
 
Computer Organization and Architecture.
Computer Organization and Architecture.Computer Organization and Architecture.
Computer Organization and Architecture.
 
Embedded systems
Embedded systemsEmbedded systems
Embedded systems
 
ARM Micro-controller
ARM Micro-controllerARM Micro-controller
ARM Micro-controller
 
instruction cycle ppt
instruction cycle pptinstruction cycle ppt
instruction cycle ppt
 
ARM Architecture
ARM ArchitectureARM Architecture
ARM Architecture
 
Dsdco IE: RISC and CISC architectures and design issues
Dsdco IE: RISC and CISC architectures and design issuesDsdco IE: RISC and CISC architectures and design issues
Dsdco IE: RISC and CISC architectures and design issues
 
Unit 5 Advanced Computer Architecture
Unit 5 Advanced Computer ArchitectureUnit 5 Advanced Computer Architecture
Unit 5 Advanced Computer Architecture
 
Risc and cisc
Risc and ciscRisc and cisc
Risc and cisc
 
RISC Vs CISC, Harvard v/s Van Neumann
RISC Vs CISC, Harvard v/s Van NeumannRISC Vs CISC, Harvard v/s Van Neumann
RISC Vs CISC, Harvard v/s Van Neumann
 
ARM CORTEX M3 PPT
ARM CORTEX M3 PPTARM CORTEX M3 PPT
ARM CORTEX M3 PPT
 

Similar to Risc

Similar to Risc (20)

CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdfCS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
 
RISC Vs CISC Computer architecture and design
RISC Vs CISC Computer architecture and designRISC Vs CISC Computer architecture and design
RISC Vs CISC Computer architecture and design
 
Computer Organization.pptx
Computer Organization.pptxComputer Organization.pptx
Computer Organization.pptx
 
Processors used in System on chip
Processors used in System on chip Processors used in System on chip
Processors used in System on chip
 
CISC.pptx
CISC.pptxCISC.pptx
CISC.pptx
 
Risc and cisc eugene clewlow
Risc and cisc   eugene clewlowRisc and cisc   eugene clewlow
Risc and cisc eugene clewlow
 
Risc and cisc eugene clewlow
Risc and cisc   eugene clewlowRisc and cisc   eugene clewlow
Risc and cisc eugene clewlow
 
Microcontroller architecture
Microcontroller architectureMicrocontroller architecture
Microcontroller architecture
 
Instruction Set Architecture
Instruction Set ArchitectureInstruction Set Architecture
Instruction Set Architecture
 
risc_and_cisc.ppt
risc_and_cisc.pptrisc_and_cisc.ppt
risc_and_cisc.ppt
 
Risc and cisc eugene clewlow
Risc and cisc   eugene clewlowRisc and cisc   eugene clewlow
Risc and cisc eugene clewlow
 
Embedded System IoT_4.pptx ppt presentation
Embedded System  IoT_4.pptx ppt presentationEmbedded System  IoT_4.pptx ppt presentation
Embedded System IoT_4.pptx ppt presentation
 
Central processing unit
Central processing unitCentral processing unit
Central processing unit
 
Risc and cisc casestudy
Risc and cisc casestudyRisc and cisc casestudy
Risc and cisc casestudy
 
Computer architecture
Computer architectureComputer architecture
Computer architecture
 
Processors selection
Processors selectionProcessors selection
Processors selection
 
Debate on RISC-CISC
Debate on RISC-CISCDebate on RISC-CISC
Debate on RISC-CISC
 
MCI-Unit_1.PPTX electronics communication Engineering
MCI-Unit_1.PPTX electronics communication EngineeringMCI-Unit_1.PPTX electronics communication Engineering
MCI-Unit_1.PPTX electronics communication Engineering
 
CISC & RISC ARCHITECTURES
CISC & RISC ARCHITECTURESCISC & RISC ARCHITECTURES
CISC & RISC ARCHITECTURES
 
Risc and cisc computers
Risc and cisc computersRisc and cisc computers
Risc and cisc computers
 

More from Piyush Rochwani (20)

Unit 2
Unit 2Unit 2
Unit 2
 
Unit 3
Unit 3Unit 3
Unit 3
 
Biometrics based key generation
Biometrics based key generationBiometrics based key generation
Biometrics based key generation
 
Serial transmission
Serial transmissionSerial transmission
Serial transmission
 
Sequential and combinational alu
Sequential and combinational alu Sequential and combinational alu
Sequential and combinational alu
 
Memory virtualization
Memory virtualizationMemory virtualization
Memory virtualization
 
Raid
Raid Raid
Raid
 
Pipelining and co processor.
Pipelining and co processor.Pipelining and co processor.
Pipelining and co processor.
 
Paging and segmentation
Paging and segmentationPaging and segmentation
Paging and segmentation
 
Page replacement algorithms
Page replacement algorithmsPage replacement algorithms
Page replacement algorithms
 
8086 Microprocessor
8086 Microprocessor8086 Microprocessor
8086 Microprocessor
 
Dma
DmaDma
Dma
 
Control unit
Control unitControl unit
Control unit
 
Memory types
Memory typesMemory types
Memory types
 
Solid state solid state drives
Solid state solid state drivesSolid state solid state drives
Solid state solid state drives
 
Coa INTERUPT
Coa INTERUPTCoa INTERUPT
Coa INTERUPT
 
Cisc(a022& a023)
Cisc(a022& a023)Cisc(a022& a023)
Cisc(a022& a023)
 
Booth’s algorithm.(a014& a015)
Booth’s algorithm.(a014& a015)Booth’s algorithm.(a014& a015)
Booth’s algorithm.(a014& a015)
 
06 floating point
06 floating point06 floating point
06 floating point
 
05 multiply divide
05 multiply divide05 multiply divide
05 multiply divide
 

Recently uploaded

Gardella_Mateo_IntellectualProperty.pdf.
Gardella_Mateo_IntellectualProperty.pdf.Gardella_Mateo_IntellectualProperty.pdf.
Gardella_Mateo_IntellectualProperty.pdf.
MateoGardella
 
Making and Justifying Mathematical Decisions.pdf
Making and Justifying Mathematical Decisions.pdfMaking and Justifying Mathematical Decisions.pdf
Making and Justifying Mathematical Decisions.pdf
Chris Hunter
 
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in DelhiRussian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
kauryashika82
 
Gardella_PRCampaignConclusion Pitch Letter
Gardella_PRCampaignConclusion Pitch LetterGardella_PRCampaignConclusion Pitch Letter
Gardella_PRCampaignConclusion Pitch Letter
MateoGardella
 
The basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptxThe basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptx
heathfieldcps1
 

Recently uploaded (20)

Unit-IV; Professional Sales Representative (PSR).pptx
Unit-IV; Professional Sales Representative (PSR).pptxUnit-IV; Professional Sales Representative (PSR).pptx
Unit-IV; Professional Sales Representative (PSR).pptx
 
fourth grading exam for kindergarten in writing
fourth grading exam for kindergarten in writingfourth grading exam for kindergarten in writing
fourth grading exam for kindergarten in writing
 
INDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptx
INDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptxINDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptx
INDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptx
 
Holdier Curriculum Vitae (April 2024).pdf
Holdier Curriculum Vitae (April 2024).pdfHoldier Curriculum Vitae (April 2024).pdf
Holdier Curriculum Vitae (April 2024).pdf
 
Código Creativo y Arte de Software | Unidad 1
Código Creativo y Arte de Software | Unidad 1Código Creativo y Arte de Software | Unidad 1
Código Creativo y Arte de Software | Unidad 1
 
Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17
 
Gardella_Mateo_IntellectualProperty.pdf.
Gardella_Mateo_IntellectualProperty.pdf.Gardella_Mateo_IntellectualProperty.pdf.
Gardella_Mateo_IntellectualProperty.pdf.
 
Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...
Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...
Ecological Succession. ( ECOSYSTEM, B. Pharmacy, 1st Year, Sem-II, Environmen...
 
Making and Justifying Mathematical Decisions.pdf
Making and Justifying Mathematical Decisions.pdfMaking and Justifying Mathematical Decisions.pdf
Making and Justifying Mathematical Decisions.pdf
 
Basic Civil Engineering first year Notes- Chapter 4 Building.pptx
Basic Civil Engineering first year Notes- Chapter 4 Building.pptxBasic Civil Engineering first year Notes- Chapter 4 Building.pptx
Basic Civil Engineering first year Notes- Chapter 4 Building.pptx
 
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in DelhiRussian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
 
Paris 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activityParis 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activity
 
APM Welcome, APM North West Network Conference, Synergies Across Sectors
APM Welcome, APM North West Network Conference, Synergies Across SectorsAPM Welcome, APM North West Network Conference, Synergies Across Sectors
APM Welcome, APM North West Network Conference, Synergies Across Sectors
 
Measures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and ModeMeasures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and Mode
 
This PowerPoint helps students to consider the concept of infinity.
This PowerPoint helps students to consider the concept of infinity.This PowerPoint helps students to consider the concept of infinity.
This PowerPoint helps students to consider the concept of infinity.
 
Key note speaker Neum_Admir Softic_ENG.pdf
Key note speaker Neum_Admir Softic_ENG.pdfKey note speaker Neum_Admir Softic_ENG.pdf
Key note speaker Neum_Admir Softic_ENG.pdf
 
psychiatric nursing HISTORY COLLECTION .docx
psychiatric  nursing HISTORY  COLLECTION  .docxpsychiatric  nursing HISTORY  COLLECTION  .docx
psychiatric nursing HISTORY COLLECTION .docx
 
Gardella_PRCampaignConclusion Pitch Letter
Gardella_PRCampaignConclusion Pitch LetterGardella_PRCampaignConclusion Pitch Letter
Gardella_PRCampaignConclusion Pitch Letter
 
The basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptxThe basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptx
 
PROCESS RECORDING FORMAT.docx
PROCESS      RECORDING        FORMAT.docxPROCESS      RECORDING        FORMAT.docx
PROCESS RECORDING FORMAT.docx
 

Risc

  • 2. RISC Reduced Instruction Set Computers  Microprocessor architecture  Designed to perform a set of smaller computer instructions so that it can operate at higher speeds
  • 3. What RISC Does? Concept: Break Operation into Simple Sub- Operation. Eg:- Load X,Load Y,add X and Y,Store Z Problem: No Description of Instruction level Parallelism. Eg- how many CPU registers will it require? Examples:-ARM,PowerPC
  • 4. CISC Complex Instruction Set Computers Concept: Encode the Instruction Directly Eg:-Add X & Y Put the Result in Z(For X,Y,Z Memory Addresses). Problem: Some Instructions Take more time than others. Eg:-x86,s390
  • 5. The Comparison RISC systems shorten execution time by reducing the clock cycles per instruction (i.e. simple instructions take less time to interpret) CISC systems shorten execution time by reducing the number of instructions per program The simple instruction set of RISC machines takes less time to interpret plus less hardware Enables control unit to be hardwired for maximum speed Also allows room for performance enhancement such as pipelining Fewer instructions would mean fewer transistors, in turn less manufacturing cost The more complex and variable instruction set of CISC machines require more translation takes time as well more hardware . RISC architectures require a large number of CPU registers
  • 6. Let’s Take a Walk in History! ->Compilers were hard to build especially for machines with registers ->Make machine do more work than software ->Have instructions load and store directly to memory (memory-to- memory operations) ->Software costs were rising and hardware costs were dropping ->Move as much functionality to hardware ->Magnetic core memory was used as main memory which was slow and expensive ->Minimize assembly code
  • 7. ->Compilers were improving ->Simple compilers found it difficult to use more complex instructions ->Optimizing compilers rarely needed more powerful instructions ->Caches allowed main memory to be accessed at similar speeds to control memory ->Semiconductor memory was replacing magnetic core memory ->Reduced performance gap between control and main memory Technology was Advancing
  • 8. Hardware is ParallelWhile Software is Sequential More the Number of Transistors more work could be performed -- In Simple Words,our languague More the Memory,More Performance,More cores More powerful Processing. Eg:- A computer having 1 GB of RAM works more efficiently than a Computer with 256 MB RAM Software works Step by Step ,You do one thing than you do Another. Eg:- Booting up of PC,Installing Windows,any type of softwares etc.
  • 9. Inception of RISC • 1974 – John Cocke (IBM) proved that 80% of work was done using only 20% of the instructions • Three RISC projects • IBM 801 machine (1974) • Berkeley’s RISC-I and RISC-II processors (1980) • Stanford’s MIPS processor (1981) • 1986 – announcement of first commercial RISC chip
  • 10. RISC Approach • Use only simple instructions that can be executed within one clock cycle • Fewer transistors for instructions = more registers • Pipelining • Register-to-register operations • Operand reuse • Reduction of load/store
  • 11. Pipelining IF – Instruction Fetch ID – Instruction Decode OF – Operand Fetch OE – Operand Execution OS – Operation Store IF ID O F OE O S IF ID O F OE O S IF ID O F OE O S IF ID O F OE O S IF ID O F OE O S IF ID O F OE O S Sequential Pipelined Clock Cycle ClockCycle Time
  • 12.
  • 13.
  • 15. Use of RISC today • X86 is one of the only chips that retain CISC architecture • Large base of proprietary PC applications were written for X86 or compiled into X86 machine code • Intel was able to spend vast amounts of money on processor development to offset the RISC advantages enough to maintain PC market share • CISC and RISC architectures are nearly indistinguishable • CISC processors use pipelining and can complete multiple instructions per cycle • Transistor technology has allowed more room on chips allowing RISC to have more CISC like instruction
  • 16. Other Advantages • New microprocessors can be developed and tested more quickly if being less complicated is one of it’s aims • Smaller instruction sets are easier for compiler programmers to use • Each type of processor has its benefits • Depends what type of device to be built • If it’s a small device ->RISC • If it’s a large device ->CISC

Editor's Notes

  1. For my research topic I chose RISC which stands for reduced instruction set computers Its Design is What latest processors use,the reason I chose this topic.
  2. in 1974, John Cocke with IBM proved that about 80% of work was done using 20% of instructions This sparked three RISC based research projects IBM 801 machine in 1974 Berkeley’s RISC-I and RISC-II processors in 1980 And Stanford’s MIPS processor in 1981 Each of these projects took different paths in their research they all complemented and reinforced each others findings convincing many supporters In 1986 the computer industry began announcing commercial RISC chips