Chapter1

Computer System Overview Chapter 1

Operating System ,[object Object],[object Object],[object Object]

Computer Components ,[object Object]

Basic Elements ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]

Processor ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]

Processor Registers ,[object Object],[object Object],[object Object],[object Object],[object Object]

User-Visible Registers ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]

User-Visible Registers ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]

Control and Status Registers ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]

Control and Status Registers ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]

Instruction Execution ,[object Object],[object Object],[object Object],[object Object]

Instruction Fetch and Execute ,[object Object],[object Object],[object Object]

Instruction Register ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]

Characteristics of a Hypothetical Machine

Direct Memory Access (DMA) ,[object Object],[object Object],[object Object]

Interrupts ,[object Object],[object Object],[object Object]

Program Flow of Control Without Interrupts

Program Flow of Control With Interrupts, Short I/O Wait

Program Flow of Control With Interrupts; Long I/O Wait

Interrupt Handler ,[object Object],[object Object]

Interrupt Cycle ,[object Object],[object Object],[object Object]

Timing Diagram Based on Short I/O Wait

Changes in Memory and Registers for an Interrupt

Multiple Interrupts ,[object Object]

Multiprogramming ,[object Object],[object Object],[object Object]

Memory Hierarchy ,[object Object],[object Object],[object Object]

Going Down the Hierarchy ,[object Object],[object Object],[object Object],[object Object],[object Object]

Secondary Memory ,[object Object],[object Object],[object Object]

Disk Cache ,[object Object],[object Object],[object Object]

Cache Memory ,[object Object],[object Object],[object Object],[object Object]

Cache Memory ,[object Object],[object Object],[object Object]

Cache Design ,[object Object],[object Object],[object Object],[object Object],[object Object]

Cache Design ,[object Object],[object Object],[object Object],[object Object],[object Object],[object Object]

Programmed I/O ,[object Object],[object Object],[object Object],[object Object]

Interrupt-Driven I/O ,[object Object],[object Object],[object Object],[object Object]

Direct Memory Access ,[object Object],[object Object],[object Object]

Chapter1

Recommended

Recommended

More Related Content

What's hot

What's hot (20)

Viewers also liked

Viewers also liked (7)

Similar to Chapter1

Similar to Chapter1 (20)

Recently uploaded

Recently uploaded (20)

Chapter1