SlideShare a Scribd company logo
1 of 16
A
                               Seminar
                                 on


             HIGH-K DEVICES
              Name:           Subash John
              Roll number:   CGB0911005
              Course:        M.Sc. [Engg.] VLSI System Design
              Module Code: VSD527
              Module Title:  Integrated Circuit Analysis and Design
              Module Leader: Prof. Cyril Prasanna Raj P.




24/10/2011                                                            1
              M.S.Ramaiah School of Advanced Studies, Bangalore
Contents

•   Introduction

•   Problem with SiO2

•   What is high-k?

•   Why high-k dielectric?

•   High-k and polysilicon interface

•   Use of metal gates

•   The high-k – metal gate solution

•   Future scope

•   References




                                                                          2
                      M.S.Ramaiah School of Advanced Studies, Bangalore
Introduction

•   Since the 1960‟s semiconductor industry has used poly-Silicon gate with a Silicon dioxide
    gate dielectric layer.

•   As transistor sizes are shrinking, the gate dielectric and Silicon dioxide are only a few atomic
    layers thick.

•   Further scaling would increase the already-problematic gate current leakage (IG) and lead to
    power loss, increased power consumption, and generate excess heat.

•   Intel has achieved a significant breakthrough in transistor technology by developing high-k +
    metal gate transistors for its 45 nm node codenamed Penryn processor that significantly
    reduces leakage power, deliver higher performance and greater energy efficiency

•   Use of HfO2 (k=20), ZrO2 (23), and Ta2O5 (26) as high-k gate-dielectrics.




                                                                                                   3
                        M.S.Ramaiah School of Advanced Studies, Bangalore
Problem with SiO2

•   SiO2 layer thickness has shrunk to 1.2nm (5 atoms) for 90nm node

•   Due to excessive tunneling current, it would stop playing role of an insulator
                                                                                     C
•   The capacitance of the gate can be modeled as a parallel-plate capacitor

•   Since the t is greater for the new dielectric gate material, it requires an even larger dielectric
    constant k to increase the overall capacitance – that‟s where the new high-k dielectric
    materials come into play.




                                   Figure 1 Oxide thickness vs. Gate leakage
                                                                                                     4
                       M.S.Ramaiah School of Advanced Studies, Bangalore
What is High-K?
•   The dielectric constant, k, is a parameter defining ability of material to store energy/charge.

•   “AIR” is the reference with “K=1”.

•   Silicon dioxide has k=3.9. Dielectrics featuring k>3.9 are referred to as “high”-k dielectrics.

•   A higher k value means a greater capacitance at greater thicknesses.




                                     Figure 2 SiO2 vs. HK
                                                                                                      5
                       M.S.Ramaiah School of Advanced Studies, Bangalore
Why High-k dielectric?




Figure 3 Capacitance vs. Dielectric thickness plot   Figure 4 Leakage current vs. Vg plot
                                                                                            6
                   M.S.Ramaiah School of Advanced Studies, Bangalore
High-K and PolySilicon Interface




          Figure 5 HK and PolySi interface
                                                    7
M.S.Ramaiah School of Advanced Studies, Bangalore
Mobility degradation and Phonon
    scattering at High-kPolySilicon interface




Figure 6 Mobility vs. Electric field         Figure 7 Phonon scattering

                                                                          8
           M.S.Ramaiah School of Advanced Studies, Bangalore
When SiO2 is replaced with a high-k material it was found that PolySi and High-k material
were not compatible so PolySi is being replaced by a Metal to make it compatible with the
                                    high-k material.




                        Figure 8 Conventional vs. HK based transistor
                                                                                            9
                   M.S.Ramaiah School of Advanced Studies, Bangalore
Use of Metal Gates
•   As a conductor, metal can pack in hundreds of times more electrons than poly silicon

•   Metal gate electrodes (Co, Ni, Mo, W) are able to decrease phonon scatterings and reduce the
    mobility degradation problem.

•   The key property - Work Function of metal.




                            Figure 9 Scattering in Poly vs. Metal gate
                                                                                              10
                      M.S.Ramaiah School of Advanced Studies, Bangalore
Metal Gate
•   Metal gate screens surface phonon scattering and improves channel mobility in high-k
    transistors

•   Furthermore, a thicker Hafnium-based dielectric gate with a metal gate increases
    resistance and reduces the unwanted gate leakage current.




                       Figure 10 Surface mobility vs. Electric field plot
                                                                                           11
                      M.S.Ramaiah School of Advanced Studies, Bangalore
The High-k – Metal gate solution




          Figure 11 HK + Metal gate solution
                                                    12
M.S.Ramaiah School of Advanced Studies, Bangalore
The High-k – Metal gate solution

Metal Gate

•   Increases the gate field effect

High-k Dielectric

•   Increases the gate field effect

•   Allows use of thicker dielectric layer to
    reduce gate leakage                            Figure 12 Gate leakage vs. Vgs plot
HK + MG Combined

•   Drive current increased >20% (>20%
    higher performance)

•   Or source-drain leakage reduced >5x

•   Gate oxide leakage reduced >10x


                                                Figure 13 E-field vs. Technology node plot
                                                                                             13
                       M.S.Ramaiah School of Advanced Studies, Bangalore
Future scope

•   High-k dielectrics are vital for next-generation low power-consumption, low leakage, high
    performance logic devices

•   Formation and compatibility of high-k dielectrics better with non-silicon materials (non SiO2-
    based). Use of Germanium substrate with a high-k dielectric and a metal gate increases the
    total capacitance.




                                                                                                 14
                         M.S.Ramaiah School of Advanced Studies, Bangalore
References

[1]   Chao, L. (2008) „Intel‟s 45nm CMOS Technology‟ Intel Technology Journal [online] 12(3).
      available from <http://www.intel.com/technology/itj/2008/v12i2/index.htm> [23 Oct 2011]



[2]   Intel 45nm high-k metal gate press release (2007), Intel Demonstrates High-k + Metal Gate
      Transistor   Breakthrough       on    45nm    Microprocessor   [online]   available   from
      <http://www.intel.com/pressroom/kits/45nm> [21 Oct 2011]



[3]   Mark    T.   Bohr     (2007),        The   High-k   Solution   [online]   available   from
      <http://spectrum.ieee.org/semiconductors/design/the-highk-solution> [16 Oct 2011]




                                                                                              15
                     M.S.Ramaiah School of Advanced Studies, Bangalore
THANK YOU

                                                    16
M.S.Ramaiah School of Advanced Studies, Bangalore

More Related Content

What's hot

PresenWide Bandgap Semiconductor Materials for Improved Performance Microwave...
PresenWide Bandgap Semiconductor Materials for Improved Performance Microwave...PresenWide Bandgap Semiconductor Materials for Improved Performance Microwave...
PresenWide Bandgap Semiconductor Materials for Improved Performance Microwave...Realsim, Fanavaran Sharif
 
Fully depleted silicon insulator
Fully depleted silicon insulatorFully depleted silicon insulator
Fully depleted silicon insulatorsandeep sandy
 
MOSFET and Short channel effects
MOSFET and Short channel effectsMOSFET and Short channel effects
MOSFET and Short channel effectsLee Rather
 
VLSI Design(Fabrication)
VLSI Design(Fabrication)VLSI Design(Fabrication)
VLSI Design(Fabrication)Trijit Mallick
 
Introduction to SILVACO and MOSFET Simulation technique
Introduction to SILVACO and MOSFET Simulation techniqueIntroduction to SILVACO and MOSFET Simulation technique
Introduction to SILVACO and MOSFET Simulation techniqueMd Majharul Islam
 
Threshold Voltage & Channel Length Modulation
Threshold Voltage & Channel Length ModulationThreshold Voltage & Channel Length Modulation
Threshold Voltage & Channel Length ModulationBulbul Brahma
 
6.1. thermal oxidation 1,2.micro tech,2013
6.1. thermal oxidation 1,2.micro tech,20136.1. thermal oxidation 1,2.micro tech,2013
6.1. thermal oxidation 1,2.micro tech,2013Bhargav Veepuri
 
Vlsi design and fabrication ppt
Vlsi design and fabrication  pptVlsi design and fabrication  ppt
Vlsi design and fabrication pptManjushree Mashal
 
Introduction to FinFET
Introduction to FinFETIntroduction to FinFET
Introduction to FinFETManishKenchi
 
MOSFET, SOI-FET and FIN-FET-ABU SYED KUET
MOSFET, SOI-FET and FIN-FET-ABU SYED KUETMOSFET, SOI-FET and FIN-FET-ABU SYED KUET
MOSFET, SOI-FET and FIN-FET-ABU SYED KUETA. S. M. Jannatul Islam
 
Float Zone, Bridgman Techniques--ABU SYED KUET
Float Zone, Bridgman Techniques--ABU SYED KUETFloat Zone, Bridgman Techniques--ABU SYED KUET
Float Zone, Bridgman Techniques--ABU SYED KUETA. S. M. Jannatul Islam
 
Ic technology- diffusion and ion implantation
Ic technology- diffusion and ion implantationIc technology- diffusion and ion implantation
Ic technology- diffusion and ion implantationkriticka sharma
 
VLSI Technology Trends
VLSI Technology TrendsVLSI Technology Trends
VLSI Technology TrendsUsha Mehta
 

What's hot (20)

PresenWide Bandgap Semiconductor Materials for Improved Performance Microwave...
PresenWide Bandgap Semiconductor Materials for Improved Performance Microwave...PresenWide Bandgap Semiconductor Materials for Improved Performance Microwave...
PresenWide Bandgap Semiconductor Materials for Improved Performance Microwave...
 
SOI
SOISOI
SOI
 
Fully depleted silicon insulator
Fully depleted silicon insulatorFully depleted silicon insulator
Fully depleted silicon insulator
 
Cmos design rule
Cmos design ruleCmos design rule
Cmos design rule
 
MOSFET and Short channel effects
MOSFET and Short channel effectsMOSFET and Short channel effects
MOSFET and Short channel effects
 
Finfet
FinfetFinfet
Finfet
 
VLSI Design(Fabrication)
VLSI Design(Fabrication)VLSI Design(Fabrication)
VLSI Design(Fabrication)
 
Introduction to SILVACO and MOSFET Simulation technique
Introduction to SILVACO and MOSFET Simulation techniqueIntroduction to SILVACO and MOSFET Simulation technique
Introduction to SILVACO and MOSFET Simulation technique
 
Threshold Voltage & Channel Length Modulation
Threshold Voltage & Channel Length ModulationThreshold Voltage & Channel Length Modulation
Threshold Voltage & Channel Length Modulation
 
6.1. thermal oxidation 1,2.micro tech,2013
6.1. thermal oxidation 1,2.micro tech,20136.1. thermal oxidation 1,2.micro tech,2013
6.1. thermal oxidation 1,2.micro tech,2013
 
Vlsi design and fabrication ppt
Vlsi design and fabrication  pptVlsi design and fabrication  ppt
Vlsi design and fabrication ppt
 
CNFET Technology
CNFET TechnologyCNFET Technology
CNFET Technology
 
Introduction to FinFET
Introduction to FinFETIntroduction to FinFET
Introduction to FinFET
 
MOSFET, SOI-FET and FIN-FET-ABU SYED KUET
MOSFET, SOI-FET and FIN-FET-ABU SYED KUETMOSFET, SOI-FET and FIN-FET-ABU SYED KUET
MOSFET, SOI-FET and FIN-FET-ABU SYED KUET
 
Float Zone, Bridgman Techniques--ABU SYED KUET
Float Zone, Bridgman Techniques--ABU SYED KUETFloat Zone, Bridgman Techniques--ABU SYED KUET
Float Zone, Bridgman Techniques--ABU SYED KUET
 
Ic technology- diffusion and ion implantation
Ic technology- diffusion and ion implantationIc technology- diffusion and ion implantation
Ic technology- diffusion and ion implantation
 
Layouts
LayoutsLayouts
Layouts
 
VLSI Technology Trends
VLSI Technology TrendsVLSI Technology Trends
VLSI Technology Trends
 
Esd
EsdEsd
Esd
 
Metal oxide semiconductor
Metal oxide semiconductorMetal oxide semiconductor
Metal oxide semiconductor
 

Viewers also liked

Low K Dielectrics
Low K DielectricsLow K Dielectrics
Low K Dielectricsgueste06e72
 
Dielectric Material and properties
Dielectric Material and propertiesDielectric Material and properties
Dielectric Material and propertiesMayank Pandey
 
Dielectric Spectroscopy and Dielectric Permittivity Physical Nature
Dielectric Spectroscopy and Dielectric Permittivity Physical NatureDielectric Spectroscopy and Dielectric Permittivity Physical Nature
Dielectric Spectroscopy and Dielectric Permittivity Physical NatureSSA KPI
 
Intel 45nm high-k metal-gate press release
Intel 45nm high-k metal-gate press releaseIntel 45nm high-k metal-gate press release
Intel 45nm high-k metal-gate press releaseangsikod
 
45nm Product Press Briefing
45nm Product Press Briefing45nm Product Press Briefing
45nm Product Press Briefingangsikod
 
Issm 2010-po-o-102 ppt-for_cdrom_final_revised
Issm 2010-po-o-102 ppt-for_cdrom_final_revisedIssm 2010-po-o-102 ppt-for_cdrom_final_revised
Issm 2010-po-o-102 ppt-for_cdrom_final_revisedSidewinder2011
 
HIGH-K DEVICES BY ALD FOR SEMICONDUCTOR APPLICATIONS
HIGH-K DEVICES BY ALD FOR SEMICONDUCTOR APPLICATIONSHIGH-K DEVICES BY ALD FOR SEMICONDUCTOR APPLICATIONS
HIGH-K DEVICES BY ALD FOR SEMICONDUCTOR APPLICATIONSJonas Sundqvist
 
Globalfoundries, DAC 2011 Update
Globalfoundries, DAC 2011 UpdateGlobalfoundries, DAC 2011 Update
Globalfoundries, DAC 2011 UpdateMarketing EDA
 
45nm Summary Foils
45nm Summary Foils45nm Summary Foils
45nm Summary Foilsangsikod
 
Paul Ahern - Copper/ low-K Interconnect Technology
Paul Ahern - Copper/ low-K Interconnect TechnologyPaul Ahern - Copper/ low-K Interconnect Technology
Paul Ahern - Copper/ low-K Interconnect TechnologyPaul Ahern
 
45nm transistor properties
45nm transistor properties45nm transistor properties
45nm transistor propertiesDeiptii Das
 
Physical Design Flow Challenges at 28nm on Multi-million Gate Blocks
Physical Design Flow Challenges at 28nm on Multi-million Gate BlocksPhysical Design Flow Challenges at 28nm on Multi-million Gate Blocks
Physical Design Flow Challenges at 28nm on Multi-million Gate BlockseInfochips (An Arrow Company)
 
Streamer theory of breakdown
Streamer theory of breakdownStreamer theory of breakdown
Streamer theory of breakdownvishalgohel12195
 
半導體製程
半導體製程半導體製程
半導體製程zhchenwin
 
3515_Ch 6_Dielectric Properties of Materials_ M A Islam
3515_Ch 6_Dielectric Properties of Materials_ M A Islam3515_Ch 6_Dielectric Properties of Materials_ M A Islam
3515_Ch 6_Dielectric Properties of Materials_ M A IslamDr. Mohammad Aminul Islam
 

Viewers also liked (20)

Low K Dielectrics
Low K DielectricsLow K Dielectrics
Low K Dielectrics
 
Dielectrics and microwaves
Dielectrics and microwavesDielectrics and microwaves
Dielectrics and microwaves
 
Dielectric Material and properties
Dielectric Material and propertiesDielectric Material and properties
Dielectric Material and properties
 
DIELECTRICS PPT
DIELECTRICS PPTDIELECTRICS PPT
DIELECTRICS PPT
 
Dielectric Spectroscopy and Dielectric Permittivity Physical Nature
Dielectric Spectroscopy and Dielectric Permittivity Physical NatureDielectric Spectroscopy and Dielectric Permittivity Physical Nature
Dielectric Spectroscopy and Dielectric Permittivity Physical Nature
 
Intel 45nm high-k metal-gate press release
Intel 45nm high-k metal-gate press releaseIntel 45nm high-k metal-gate press release
Intel 45nm high-k metal-gate press release
 
45nm Product Press Briefing
45nm Product Press Briefing45nm Product Press Briefing
45nm Product Press Briefing
 
Issm 2010-po-o-102 ppt-for_cdrom_final_revised
Issm 2010-po-o-102 ppt-for_cdrom_final_revisedIssm 2010-po-o-102 ppt-for_cdrom_final_revised
Issm 2010-po-o-102 ppt-for_cdrom_final_revised
 
HIGH-K DEVICES BY ALD FOR SEMICONDUCTOR APPLICATIONS
HIGH-K DEVICES BY ALD FOR SEMICONDUCTOR APPLICATIONSHIGH-K DEVICES BY ALD FOR SEMICONDUCTOR APPLICATIONS
HIGH-K DEVICES BY ALD FOR SEMICONDUCTOR APPLICATIONS
 
Globalfoundries, DAC 2011 Update
Globalfoundries, DAC 2011 UpdateGlobalfoundries, DAC 2011 Update
Globalfoundries, DAC 2011 Update
 
45nm Summary Foils
45nm Summary Foils45nm Summary Foils
45nm Summary Foils
 
Paul Ahern - Copper/ low-K Interconnect Technology
Paul Ahern - Copper/ low-K Interconnect TechnologyPaul Ahern - Copper/ low-K Interconnect Technology
Paul Ahern - Copper/ low-K Interconnect Technology
 
45nm transistor properties
45nm transistor properties45nm transistor properties
45nm transistor properties
 
Physical Design Flow Challenges at 28nm on Multi-million Gate Blocks
Physical Design Flow Challenges at 28nm on Multi-million Gate BlocksPhysical Design Flow Challenges at 28nm on Multi-million Gate Blocks
Physical Design Flow Challenges at 28nm on Multi-million Gate Blocks
 
Streamer theory of breakdown
Streamer theory of breakdownStreamer theory of breakdown
Streamer theory of breakdown
 
半導體製程
半導體製程半導體製程
半導體製程
 
3515_Ch 6_Dielectric Properties of Materials_ M A Islam
3515_Ch 6_Dielectric Properties of Materials_ M A Islam3515_Ch 6_Dielectric Properties of Materials_ M A Islam
3515_Ch 6_Dielectric Properties of Materials_ M A Islam
 
Sushant
SushantSushant
Sushant
 
50 years of Moore's Law.
50 years of Moore's Law.50 years of Moore's Law.
50 years of Moore's Law.
 
tri gate transistors
tri gate transistorstri gate transistors
tri gate transistors
 

Similar to High k dielectrics

Electrical characterization of semiconductor-insulator interfaces in VLSI:ULS...
Electrical characterization of semiconductor-insulator interfaces in VLSI:ULS...Electrical characterization of semiconductor-insulator interfaces in VLSI:ULS...
Electrical characterization of semiconductor-insulator interfaces in VLSI:ULS...Dang Trang
 
Dielectric Q-V Measurements using COS technique
Dielectric Q-V Measurements using COS techniqueDielectric Q-V Measurements using COS technique
Dielectric Q-V Measurements using COS techniqueMichael Shifrin
 
IRJET- Simulation of High K Dielectric MOS with HFo2 as a Gate Dielectric
IRJET-  	  Simulation of High K Dielectric MOS with HFo2 as a Gate DielectricIRJET-  	  Simulation of High K Dielectric MOS with HFo2 as a Gate Dielectric
IRJET- Simulation of High K Dielectric MOS with HFo2 as a Gate DielectricIRJET Journal
 
Welcome to International Journal of Engineering Research and Development (IJERD)
Welcome to International Journal of Engineering Research and Development (IJERD)Welcome to International Journal of Engineering Research and Development (IJERD)
Welcome to International Journal of Engineering Research and Development (IJERD)IJERD Editor
 
TCAD Based Analysis of Gate Leakage Current for High-k Gate Stack MOSFET
TCAD Based Analysis of Gate Leakage Current for High-k Gate Stack MOSFETTCAD Based Analysis of Gate Leakage Current for High-k Gate Stack MOSFET
TCAD Based Analysis of Gate Leakage Current for High-k Gate Stack MOSFETIDES Editor
 
Gatestackdesign updated
Gatestackdesign updatedGatestackdesign updated
Gatestackdesign updatedsoreciety
 
Dielectric materials
Dielectric materialsDielectric materials
Dielectric materialsFarkhandaAna
 
super capacitor.docx
super capacitor.docxsuper capacitor.docx
super capacitor.docxpreevensing
 
Introduction about semiconductors and their integration with nanomaterial
Introduction about semiconductors and their integration with nanomaterialIntroduction about semiconductors and their integration with nanomaterial
Introduction about semiconductors and their integration with nanomaterialAbhay Rajput
 
YBCO: Superconductor
YBCO: SuperconductorYBCO: Superconductor
YBCO: SuperconductorAlex Melvin
 
ECE499-Sp2016-tsai
ECE499-Sp2016-tsaiECE499-Sp2016-tsai
ECE499-Sp2016-tsaiPhilip Tsai
 
ECE499-Sp2016-tsai
ECE499-Sp2016-tsaiECE499-Sp2016-tsai
ECE499-Sp2016-tsaiPhilip Tsai
 
Quantum dot solar cell
Quantum dot solar cellQuantum dot solar cell
Quantum dot solar cellRohil Kumar
 
Silicon Carbide in Microsystem Technology — Thin Film Versus Bulk Material
Silicon Carbide in Microsystem Technology — Thin Film Versus Bulk MaterialSilicon Carbide in Microsystem Technology — Thin Film Versus Bulk Material
Silicon Carbide in Microsystem Technology — Thin Film Versus Bulk MaterialMariana Amorim Fraga
 
Seismic response of steel beams coupling concrete walls
Seismic response of steel beams coupling concrete wallsSeismic response of steel beams coupling concrete walls
Seismic response of steel beams coupling concrete wallsYahya Ali
 
Nano conductive adhesives for nano-electronics interconnection
Nano conductive adhesives for nano-electronics interconnectionNano conductive adhesives for nano-electronics interconnection
Nano conductive adhesives for nano-electronics interconnectionnguyentruong22
 
A Temperature-Aware Time-Dependent Dielectric Breakdown Analysis Framework
A Temperature-Aware Time-Dependent Dielectric Breakdown Analysis FrameworkA Temperature-Aware Time-Dependent Dielectric Breakdown Analysis Framework
A Temperature-Aware Time-Dependent Dielectric Breakdown Analysis FrameworkWendy Hager
 

Similar to High k dielectrics (20)

Electrical characterization of semiconductor-insulator interfaces in VLSI:ULS...
Electrical characterization of semiconductor-insulator interfaces in VLSI:ULS...Electrical characterization of semiconductor-insulator interfaces in VLSI:ULS...
Electrical characterization of semiconductor-insulator interfaces in VLSI:ULS...
 
Dielectric Q-V Measurements using COS technique
Dielectric Q-V Measurements using COS techniqueDielectric Q-V Measurements using COS technique
Dielectric Q-V Measurements using COS technique
 
IRJET- Simulation of High K Dielectric MOS with HFo2 as a Gate Dielectric
IRJET-  	  Simulation of High K Dielectric MOS with HFo2 as a Gate DielectricIRJET-  	  Simulation of High K Dielectric MOS with HFo2 as a Gate Dielectric
IRJET- Simulation of High K Dielectric MOS with HFo2 as a Gate Dielectric
 
Welcome to International Journal of Engineering Research and Development (IJERD)
Welcome to International Journal of Engineering Research and Development (IJERD)Welcome to International Journal of Engineering Research and Development (IJERD)
Welcome to International Journal of Engineering Research and Development (IJERD)
 
TCAD Based Analysis of Gate Leakage Current for High-k Gate Stack MOSFET
TCAD Based Analysis of Gate Leakage Current for High-k Gate Stack MOSFETTCAD Based Analysis of Gate Leakage Current for High-k Gate Stack MOSFET
TCAD Based Analysis of Gate Leakage Current for High-k Gate Stack MOSFET
 
Gatestackdesign updated
Gatestackdesign updatedGatestackdesign updated
Gatestackdesign updated
 
Dielectric materials
Dielectric materialsDielectric materials
Dielectric materials
 
super capacitor.docx
super capacitor.docxsuper capacitor.docx
super capacitor.docx
 
Introduction about semiconductors and their integration with nanomaterial
Introduction about semiconductors and their integration with nanomaterialIntroduction about semiconductors and their integration with nanomaterial
Introduction about semiconductors and their integration with nanomaterial
 
YBCO: Superconductor
YBCO: SuperconductorYBCO: Superconductor
YBCO: Superconductor
 
ECE499-Sp2016-tsai
ECE499-Sp2016-tsaiECE499-Sp2016-tsai
ECE499-Sp2016-tsai
 
ECE499-Sp2016-tsai
ECE499-Sp2016-tsaiECE499-Sp2016-tsai
ECE499-Sp2016-tsai
 
msc project.pdf
msc project.pdfmsc project.pdf
msc project.pdf
 
Quantum dot solar cell
Quantum dot solar cellQuantum dot solar cell
Quantum dot solar cell
 
Distinct ρ-based model of silicon N-channel double gate MOSFET
Distinct ρ-based model of silicon N-channel double gate  MOSFETDistinct ρ-based model of silicon N-channel double gate  MOSFET
Distinct ρ-based model of silicon N-channel double gate MOSFET
 
Silicon Carbide in Microsystem Technology — Thin Film Versus Bulk Material
Silicon Carbide in Microsystem Technology — Thin Film Versus Bulk MaterialSilicon Carbide in Microsystem Technology — Thin Film Versus Bulk Material
Silicon Carbide in Microsystem Technology — Thin Film Versus Bulk Material
 
Seismic response of steel beams coupling concrete walls
Seismic response of steel beams coupling concrete wallsSeismic response of steel beams coupling concrete walls
Seismic response of steel beams coupling concrete walls
 
Nano conductive adhesives for nano-electronics interconnection
Nano conductive adhesives for nano-electronics interconnectionNano conductive adhesives for nano-electronics interconnection
Nano conductive adhesives for nano-electronics interconnection
 
A Temperature-Aware Time-Dependent Dielectric Breakdown Analysis Framework
A Temperature-Aware Time-Dependent Dielectric Breakdown Analysis FrameworkA Temperature-Aware Time-Dependent Dielectric Breakdown Analysis Framework
A Temperature-Aware Time-Dependent Dielectric Breakdown Analysis Framework
 
Aq4101243247
Aq4101243247Aq4101243247
Aq4101243247
 

More from Subash John

Piezoelectric electric based energy harvesting
Piezoelectric electric based energy harvestingPiezoelectric electric based energy harvesting
Piezoelectric electric based energy harvestingSubash John
 
Nano solar cells
Nano solar cellsNano solar cells
Nano solar cellsSubash John
 
Seminar on Cascode amplifier
Seminar on Cascode amplifierSeminar on Cascode amplifier
Seminar on Cascode amplifierSubash John
 
Component & assembly issues in PCB design
Component & assembly issues in PCB designComponent & assembly issues in PCB design
Component & assembly issues in PCB designSubash John
 
System partitioning in VLSI and its considerations
System partitioning in VLSI and its considerationsSystem partitioning in VLSI and its considerations
System partitioning in VLSI and its considerationsSubash John
 
System Verilog 2009 & 2012 enhancements
System Verilog 2009 & 2012 enhancementsSystem Verilog 2009 & 2012 enhancements
System Verilog 2009 & 2012 enhancementsSubash John
 
Fault simulation – application and methods
Fault simulation – application and methodsFault simulation – application and methods
Fault simulation – application and methodsSubash John
 
Companies handling VLSI and ASIC design
Companies handling VLSI and ASIC designCompanies handling VLSI and ASIC design
Companies handling VLSI and ASIC designSubash John
 
Fabrication units in India and outside
Fabrication units in India and outsideFabrication units in India and outside
Fabrication units in India and outsideSubash John
 

More from Subash John (10)

Piezoelectric electric based energy harvesting
Piezoelectric electric based energy harvestingPiezoelectric electric based energy harvesting
Piezoelectric electric based energy harvesting
 
Nano solar cells
Nano solar cellsNano solar cells
Nano solar cells
 
Seminar on Cascode amplifier
Seminar on Cascode amplifierSeminar on Cascode amplifier
Seminar on Cascode amplifier
 
Component & assembly issues in PCB design
Component & assembly issues in PCB designComponent & assembly issues in PCB design
Component & assembly issues in PCB design
 
System partitioning in VLSI and its considerations
System partitioning in VLSI and its considerationsSystem partitioning in VLSI and its considerations
System partitioning in VLSI and its considerations
 
System Verilog 2009 & 2012 enhancements
System Verilog 2009 & 2012 enhancementsSystem Verilog 2009 & 2012 enhancements
System Verilog 2009 & 2012 enhancements
 
Fault simulation – application and methods
Fault simulation – application and methodsFault simulation – application and methods
Fault simulation – application and methods
 
Companies handling VLSI and ASIC design
Companies handling VLSI and ASIC designCompanies handling VLSI and ASIC design
Companies handling VLSI and ASIC design
 
Fabrication units in India and outside
Fabrication units in India and outsideFabrication units in India and outside
Fabrication units in India and outside
 
DDR2 SDRAM
DDR2 SDRAMDDR2 SDRAM
DDR2 SDRAM
 

Recently uploaded

AI presentation and introduction - Retrieval Augmented Generation RAG 101
AI presentation and introduction - Retrieval Augmented Generation RAG 101AI presentation and introduction - Retrieval Augmented Generation RAG 101
AI presentation and introduction - Retrieval Augmented Generation RAG 101vincent683379
 
Working together SRE & Platform Engineering
Working together SRE & Platform EngineeringWorking together SRE & Platform Engineering
Working together SRE & Platform EngineeringMarcus Vechiato
 
Portal Kombat : extension du réseau de propagande russe
Portal Kombat : extension du réseau de propagande russePortal Kombat : extension du réseau de propagande russe
Portal Kombat : extension du réseau de propagande russe中 央社
 
AI mind or machine power point presentation
AI mind or machine power point presentationAI mind or machine power point presentation
AI mind or machine power point presentationyogeshlabana357357
 
Where to Learn More About FDO _ Richard at FIDO Alliance.pdf
Where to Learn More About FDO _ Richard at FIDO Alliance.pdfWhere to Learn More About FDO _ Richard at FIDO Alliance.pdf
Where to Learn More About FDO _ Richard at FIDO Alliance.pdfFIDO Alliance
 
Structuring Teams and Portfolios for Success
Structuring Teams and Portfolios for SuccessStructuring Teams and Portfolios for Success
Structuring Teams and Portfolios for SuccessUXDXConf
 
TopCryptoSupers 12thReport OrionX May2024
TopCryptoSupers 12thReport OrionX May2024TopCryptoSupers 12thReport OrionX May2024
TopCryptoSupers 12thReport OrionX May2024Stephen Perrenod
 
Syngulon - Selection technology May 2024.pdf
Syngulon - Selection technology May 2024.pdfSyngulon - Selection technology May 2024.pdf
Syngulon - Selection technology May 2024.pdfSyngulon
 
WSO2CONMay2024OpenSourceConferenceDebrief.pptx
WSO2CONMay2024OpenSourceConferenceDebrief.pptxWSO2CONMay2024OpenSourceConferenceDebrief.pptx
WSO2CONMay2024OpenSourceConferenceDebrief.pptxJennifer Lim
 
How Red Hat Uses FDO in Device Lifecycle _ Costin and Vitaliy at Red Hat.pdf
How Red Hat Uses FDO in Device Lifecycle _ Costin and Vitaliy at Red Hat.pdfHow Red Hat Uses FDO in Device Lifecycle _ Costin and Vitaliy at Red Hat.pdf
How Red Hat Uses FDO in Device Lifecycle _ Costin and Vitaliy at Red Hat.pdfFIDO Alliance
 
Behind the Scenes From the Manager's Chair: Decoding the Secrets of Successfu...
Behind the Scenes From the Manager's Chair: Decoding the Secrets of Successfu...Behind the Scenes From the Manager's Chair: Decoding the Secrets of Successfu...
Behind the Scenes From the Manager's Chair: Decoding the Secrets of Successfu...CzechDreamin
 
Continuing Bonds Through AI: A Hermeneutic Reflection on Thanabots
Continuing Bonds Through AI: A Hermeneutic Reflection on ThanabotsContinuing Bonds Through AI: A Hermeneutic Reflection on Thanabots
Continuing Bonds Through AI: A Hermeneutic Reflection on ThanabotsLeah Henrickson
 
1111 ChatGPT Prompts PDF Free Download - Prompts for ChatGPT
1111 ChatGPT Prompts PDF Free Download - Prompts for ChatGPT1111 ChatGPT Prompts PDF Free Download - Prompts for ChatGPT
1111 ChatGPT Prompts PDF Free Download - Prompts for ChatGPTiSEO AI
 
Secure Zero Touch enabled Edge compute with Dell NativeEdge via FDO _ Brad at...
Secure Zero Touch enabled Edge compute with Dell NativeEdge via FDO _ Brad at...Secure Zero Touch enabled Edge compute with Dell NativeEdge via FDO _ Brad at...
Secure Zero Touch enabled Edge compute with Dell NativeEdge via FDO _ Brad at...FIDO Alliance
 
Extensible Python: Robustness through Addition - PyCon 2024
Extensible Python: Robustness through Addition - PyCon 2024Extensible Python: Robustness through Addition - PyCon 2024
Extensible Python: Robustness through Addition - PyCon 2024Patrick Viafore
 
Oauth 2.0 Introduction and Flows with MuleSoft
Oauth 2.0 Introduction and Flows with MuleSoftOauth 2.0 Introduction and Flows with MuleSoft
Oauth 2.0 Introduction and Flows with MuleSoftshyamraj55
 
The Value of Certifying Products for FDO _ Paul at FIDO Alliance.pdf
The Value of Certifying Products for FDO _ Paul at FIDO Alliance.pdfThe Value of Certifying Products for FDO _ Paul at FIDO Alliance.pdf
The Value of Certifying Products for FDO _ Paul at FIDO Alliance.pdfFIDO Alliance
 
Choosing the Right FDO Deployment Model for Your Application _ Geoffrey at In...
Choosing the Right FDO Deployment Model for Your Application _ Geoffrey at In...Choosing the Right FDO Deployment Model for Your Application _ Geoffrey at In...
Choosing the Right FDO Deployment Model for Your Application _ Geoffrey at In...FIDO Alliance
 
Powerful Start- the Key to Project Success, Barbara Laskowska
Powerful Start- the Key to Project Success, Barbara LaskowskaPowerful Start- the Key to Project Success, Barbara Laskowska
Powerful Start- the Key to Project Success, Barbara LaskowskaCzechDreamin
 

Recently uploaded (20)

AI presentation and introduction - Retrieval Augmented Generation RAG 101
AI presentation and introduction - Retrieval Augmented Generation RAG 101AI presentation and introduction - Retrieval Augmented Generation RAG 101
AI presentation and introduction - Retrieval Augmented Generation RAG 101
 
Working together SRE & Platform Engineering
Working together SRE & Platform EngineeringWorking together SRE & Platform Engineering
Working together SRE & Platform Engineering
 
Portal Kombat : extension du réseau de propagande russe
Portal Kombat : extension du réseau de propagande russePortal Kombat : extension du réseau de propagande russe
Portal Kombat : extension du réseau de propagande russe
 
AI mind or machine power point presentation
AI mind or machine power point presentationAI mind or machine power point presentation
AI mind or machine power point presentation
 
Where to Learn More About FDO _ Richard at FIDO Alliance.pdf
Where to Learn More About FDO _ Richard at FIDO Alliance.pdfWhere to Learn More About FDO _ Richard at FIDO Alliance.pdf
Where to Learn More About FDO _ Richard at FIDO Alliance.pdf
 
Structuring Teams and Portfolios for Success
Structuring Teams and Portfolios for SuccessStructuring Teams and Portfolios for Success
Structuring Teams and Portfolios for Success
 
TopCryptoSupers 12thReport OrionX May2024
TopCryptoSupers 12thReport OrionX May2024TopCryptoSupers 12thReport OrionX May2024
TopCryptoSupers 12thReport OrionX May2024
 
Syngulon - Selection technology May 2024.pdf
Syngulon - Selection technology May 2024.pdfSyngulon - Selection technology May 2024.pdf
Syngulon - Selection technology May 2024.pdf
 
WSO2CONMay2024OpenSourceConferenceDebrief.pptx
WSO2CONMay2024OpenSourceConferenceDebrief.pptxWSO2CONMay2024OpenSourceConferenceDebrief.pptx
WSO2CONMay2024OpenSourceConferenceDebrief.pptx
 
How Red Hat Uses FDO in Device Lifecycle _ Costin and Vitaliy at Red Hat.pdf
How Red Hat Uses FDO in Device Lifecycle _ Costin and Vitaliy at Red Hat.pdfHow Red Hat Uses FDO in Device Lifecycle _ Costin and Vitaliy at Red Hat.pdf
How Red Hat Uses FDO in Device Lifecycle _ Costin and Vitaliy at Red Hat.pdf
 
Behind the Scenes From the Manager's Chair: Decoding the Secrets of Successfu...
Behind the Scenes From the Manager's Chair: Decoding the Secrets of Successfu...Behind the Scenes From the Manager's Chair: Decoding the Secrets of Successfu...
Behind the Scenes From the Manager's Chair: Decoding the Secrets of Successfu...
 
Continuing Bonds Through AI: A Hermeneutic Reflection on Thanabots
Continuing Bonds Through AI: A Hermeneutic Reflection on ThanabotsContinuing Bonds Through AI: A Hermeneutic Reflection on Thanabots
Continuing Bonds Through AI: A Hermeneutic Reflection on Thanabots
 
1111 ChatGPT Prompts PDF Free Download - Prompts for ChatGPT
1111 ChatGPT Prompts PDF Free Download - Prompts for ChatGPT1111 ChatGPT Prompts PDF Free Download - Prompts for ChatGPT
1111 ChatGPT Prompts PDF Free Download - Prompts for ChatGPT
 
Secure Zero Touch enabled Edge compute with Dell NativeEdge via FDO _ Brad at...
Secure Zero Touch enabled Edge compute with Dell NativeEdge via FDO _ Brad at...Secure Zero Touch enabled Edge compute with Dell NativeEdge via FDO _ Brad at...
Secure Zero Touch enabled Edge compute with Dell NativeEdge via FDO _ Brad at...
 
Overview of Hyperledger Foundation
Overview of Hyperledger FoundationOverview of Hyperledger Foundation
Overview of Hyperledger Foundation
 
Extensible Python: Robustness through Addition - PyCon 2024
Extensible Python: Robustness through Addition - PyCon 2024Extensible Python: Robustness through Addition - PyCon 2024
Extensible Python: Robustness through Addition - PyCon 2024
 
Oauth 2.0 Introduction and Flows with MuleSoft
Oauth 2.0 Introduction and Flows with MuleSoftOauth 2.0 Introduction and Flows with MuleSoft
Oauth 2.0 Introduction and Flows with MuleSoft
 
The Value of Certifying Products for FDO _ Paul at FIDO Alliance.pdf
The Value of Certifying Products for FDO _ Paul at FIDO Alliance.pdfThe Value of Certifying Products for FDO _ Paul at FIDO Alliance.pdf
The Value of Certifying Products for FDO _ Paul at FIDO Alliance.pdf
 
Choosing the Right FDO Deployment Model for Your Application _ Geoffrey at In...
Choosing the Right FDO Deployment Model for Your Application _ Geoffrey at In...Choosing the Right FDO Deployment Model for Your Application _ Geoffrey at In...
Choosing the Right FDO Deployment Model for Your Application _ Geoffrey at In...
 
Powerful Start- the Key to Project Success, Barbara Laskowska
Powerful Start- the Key to Project Success, Barbara LaskowskaPowerful Start- the Key to Project Success, Barbara Laskowska
Powerful Start- the Key to Project Success, Barbara Laskowska
 

High k dielectrics

  • 1. A Seminar on HIGH-K DEVICES Name: Subash John Roll number: CGB0911005 Course: M.Sc. [Engg.] VLSI System Design Module Code: VSD527 Module Title: Integrated Circuit Analysis and Design Module Leader: Prof. Cyril Prasanna Raj P. 24/10/2011 1 M.S.Ramaiah School of Advanced Studies, Bangalore
  • 2. Contents • Introduction • Problem with SiO2 • What is high-k? • Why high-k dielectric? • High-k and polysilicon interface • Use of metal gates • The high-k – metal gate solution • Future scope • References 2 M.S.Ramaiah School of Advanced Studies, Bangalore
  • 3. Introduction • Since the 1960‟s semiconductor industry has used poly-Silicon gate with a Silicon dioxide gate dielectric layer. • As transistor sizes are shrinking, the gate dielectric and Silicon dioxide are only a few atomic layers thick. • Further scaling would increase the already-problematic gate current leakage (IG) and lead to power loss, increased power consumption, and generate excess heat. • Intel has achieved a significant breakthrough in transistor technology by developing high-k + metal gate transistors for its 45 nm node codenamed Penryn processor that significantly reduces leakage power, deliver higher performance and greater energy efficiency • Use of HfO2 (k=20), ZrO2 (23), and Ta2O5 (26) as high-k gate-dielectrics. 3 M.S.Ramaiah School of Advanced Studies, Bangalore
  • 4. Problem with SiO2 • SiO2 layer thickness has shrunk to 1.2nm (5 atoms) for 90nm node • Due to excessive tunneling current, it would stop playing role of an insulator C • The capacitance of the gate can be modeled as a parallel-plate capacitor • Since the t is greater for the new dielectric gate material, it requires an even larger dielectric constant k to increase the overall capacitance – that‟s where the new high-k dielectric materials come into play. Figure 1 Oxide thickness vs. Gate leakage 4 M.S.Ramaiah School of Advanced Studies, Bangalore
  • 5. What is High-K? • The dielectric constant, k, is a parameter defining ability of material to store energy/charge. • “AIR” is the reference with “K=1”. • Silicon dioxide has k=3.9. Dielectrics featuring k>3.9 are referred to as “high”-k dielectrics. • A higher k value means a greater capacitance at greater thicknesses. Figure 2 SiO2 vs. HK 5 M.S.Ramaiah School of Advanced Studies, Bangalore
  • 6. Why High-k dielectric? Figure 3 Capacitance vs. Dielectric thickness plot Figure 4 Leakage current vs. Vg plot 6 M.S.Ramaiah School of Advanced Studies, Bangalore
  • 7. High-K and PolySilicon Interface Figure 5 HK and PolySi interface 7 M.S.Ramaiah School of Advanced Studies, Bangalore
  • 8. Mobility degradation and Phonon scattering at High-kPolySilicon interface Figure 6 Mobility vs. Electric field Figure 7 Phonon scattering 8 M.S.Ramaiah School of Advanced Studies, Bangalore
  • 9. When SiO2 is replaced with a high-k material it was found that PolySi and High-k material were not compatible so PolySi is being replaced by a Metal to make it compatible with the high-k material. Figure 8 Conventional vs. HK based transistor 9 M.S.Ramaiah School of Advanced Studies, Bangalore
  • 10. Use of Metal Gates • As a conductor, metal can pack in hundreds of times more electrons than poly silicon • Metal gate electrodes (Co, Ni, Mo, W) are able to decrease phonon scatterings and reduce the mobility degradation problem. • The key property - Work Function of metal. Figure 9 Scattering in Poly vs. Metal gate 10 M.S.Ramaiah School of Advanced Studies, Bangalore
  • 11. Metal Gate • Metal gate screens surface phonon scattering and improves channel mobility in high-k transistors • Furthermore, a thicker Hafnium-based dielectric gate with a metal gate increases resistance and reduces the unwanted gate leakage current. Figure 10 Surface mobility vs. Electric field plot 11 M.S.Ramaiah School of Advanced Studies, Bangalore
  • 12. The High-k – Metal gate solution Figure 11 HK + Metal gate solution 12 M.S.Ramaiah School of Advanced Studies, Bangalore
  • 13. The High-k – Metal gate solution Metal Gate • Increases the gate field effect High-k Dielectric • Increases the gate field effect • Allows use of thicker dielectric layer to reduce gate leakage Figure 12 Gate leakage vs. Vgs plot HK + MG Combined • Drive current increased >20% (>20% higher performance) • Or source-drain leakage reduced >5x • Gate oxide leakage reduced >10x Figure 13 E-field vs. Technology node plot 13 M.S.Ramaiah School of Advanced Studies, Bangalore
  • 14. Future scope • High-k dielectrics are vital for next-generation low power-consumption, low leakage, high performance logic devices • Formation and compatibility of high-k dielectrics better with non-silicon materials (non SiO2- based). Use of Germanium substrate with a high-k dielectric and a metal gate increases the total capacitance. 14 M.S.Ramaiah School of Advanced Studies, Bangalore
  • 15. References [1] Chao, L. (2008) „Intel‟s 45nm CMOS Technology‟ Intel Technology Journal [online] 12(3). available from <http://www.intel.com/technology/itj/2008/v12i2/index.htm> [23 Oct 2011] [2] Intel 45nm high-k metal gate press release (2007), Intel Demonstrates High-k + Metal Gate Transistor Breakthrough on 45nm Microprocessor [online] available from <http://www.intel.com/pressroom/kits/45nm> [21 Oct 2011] [3] Mark T. Bohr (2007), The High-k Solution [online] available from <http://spectrum.ieee.org/semiconductors/design/the-highk-solution> [16 Oct 2011] 15 M.S.Ramaiah School of Advanced Studies, Bangalore
  • 16. THANK YOU 16 M.S.Ramaiah School of Advanced Studies, Bangalore