SlideShare a Scribd company logo
1 of 12
INTRODUCTION TO FPGA SPARTAN 6 FAMILY
FPGA TEMPERATURE BASED MOTORIZED COOLING
SYSTEM
DESIGN OF BOUNCING BLOCK WITH VGA.
@geeks_explorer
Vikrant Thakur
12 may 2018
@geeks_explorer
1.Programmable Logic
2.Evolution: TTL  PLA  CPLD  FPGA  ASIC
3.Development and research aspects
4.Using FPGA for high speed data processing
5.Reprograme ability which distinguishes FPGAs from
Application Specific Integrated Circuits
Programmable Logic is Found
Everywhere!
WHY FPGA?
• In early years the digital circuits were designed manually using the
techniques such as Boolean expressions , circuit schematics ,
Karnaugh maps etc. Most of the people used schematic based soft
wares like p spice , h spice etc.
• With the increasing device densities the choice of this traditional
methods has become limited.
• let us consider a design ,a 16 x 16 multiplier with schematic capture
and using the HDL.
• The multiplier is a complex arrangement of adders and registers . In
the present case we have two 16 –bit inputs and one 32-bit product
output .So , a total of 64 I/O s. Approximately the circuit requires
6000 equivalent gates.
• Designing circuit by arranging 6000 gates requires lot of time and
energy. In order to compensate that time and energy along with
faster processing speed a company came up with solution called
FPGA which can be programed with language VHDL (hardware
description language).
Xilinx Spartan 6 FPGA board Project Board
Board configuration:
16 Nos. Point LEDs (Logic Output)
2 Nos. of Push Buttons
Two UART(RS232)
12-Bit SPI ADC (2 channel)
12-Bit SPI DAC
Temperature Sensor LM35
5V SPDT Relay
Buzzer (Alarm)
Reset Button | Power-on Indication
JTAG (Program/Debug)
40 Pin and 20 Pin I/O Expansion Connector
On-Board Voltage regulators +5V | +3V3 |
+1V2
FPGA Module
Device : Spartan6
(XC6SLX9-TQ144)
Memory : 4MB - PROM
Clock : 50MHz crystal
PROJECT OVERVIEW
• In two weeks ,learning how to program FPGA and program
different Led blinking patterns and clock division method.
• In third week we starting working on a project :FPGA based
motorized cooling systems
TEMPERATURE
SENSOR MADE
WITH
THERMSISTOR
ADC
FPGA
(Generating PWM
which controlled the
speed of motor.)
H BRIDGE MOSFET
(Design Controlling
overall movement of
Motor.)
ADC (analog to digital converter)
The ADC input is analog signal such a current or voltage form and
output as binary form (0 or 1). MCP 3202 microchip ADC
commutes through SPI interface.
Timing Diagram of ADC
• PWM BLOCK DIAGRAM :-
Pulse Width Modulation :-
Pulse width modulation (PWM),
or pulse-duration
modulation (PDM),
is modulation technique used
to encode a message into
a pulsing signal.
Although his modulation
technique can be used to
encode information for
transmission, its main use is to
allow the control of the power
supplied to electrical devices,
especially to inertia loads such
as motors.
Different PWM signal observed with change in the value received
from ADC which indeed controlled the speed of DC motor.
H bridge transistor based circuit
Bouncing Ball with VGA interfaced
with FPGA
FPGA
Controlling the
movements
onto screen
along with
graphics
VGA (video
graphics
array)
LED
screen
ALL are communicating with 25 MHZ
clock speed and internal graphics on
screen is controlled by 5MHZ.

More Related Content

What's hot

รายงานการทำ Lab วันที่ 10 ธันวาคม
รายงานการทำ Lab วันที่ 10 ธันวาคมรายงานการทำ Lab วันที่ 10 ธันวาคม
รายงานการทำ Lab วันที่ 10 ธันวาคม
Chetoss Retos
 
Pic microcontrollers for_beginners
Pic microcontrollers for_beginnersPic microcontrollers for_beginners
Pic microcontrollers for_beginners
Praveen Chary
 
Ip core example
Ip core exampleIp core example
Ip core example
anishgoel
 
Fpga(field programmable gate array)
Fpga(field programmable gate array) Fpga(field programmable gate array)
Fpga(field programmable gate array)
Iffat Anjum
 

What's hot (20)

รายงานการทำ Lab วันที่ 10 ธันวาคม
รายงานการทำ Lab วันที่ 10 ธันวาคมรายงานการทำ Lab วันที่ 10 ธันวาคม
รายงานการทำ Lab วันที่ 10 ธันวาคม
 
Programmable Logic Devices Plds
Programmable Logic Devices PldsProgrammable Logic Devices Plds
Programmable Logic Devices Plds
 
Intrerfacing i
Intrerfacing iIntrerfacing i
Intrerfacing i
 
PIC introduction + mapping
PIC introduction + mappingPIC introduction + mapping
PIC introduction + mapping
 
atmega 128 and communication protocol
atmega 128 and communication protocolatmega 128 and communication protocol
atmega 128 and communication protocol
 
MX Lap Timer - An automatic stopwatch for Motocross
MX Lap Timer - An automatic stopwatch for MotocrossMX Lap Timer - An automatic stopwatch for Motocross
MX Lap Timer - An automatic stopwatch for Motocross
 
PIC and LCD
PIC and LCDPIC and LCD
PIC and LCD
 
Pic microcontrollers for_beginners
Pic microcontrollers for_beginnersPic microcontrollers for_beginners
Pic microcontrollers for_beginners
 
CPLD xc9500
CPLD xc9500CPLD xc9500
CPLD xc9500
 
Ip core example
Ip core exampleIp core example
Ip core example
 
PIC Microcontroller
PIC MicrocontrollerPIC Microcontroller
PIC Microcontroller
 
OPAL-RT RT14: MMC in RT-LAB
OPAL-RT RT14: MMC in RT-LABOPAL-RT RT14: MMC in RT-LAB
OPAL-RT RT14: MMC in RT-LAB
 
174085193 pic-prgm-manual
174085193 pic-prgm-manual174085193 pic-prgm-manual
174085193 pic-prgm-manual
 
Programming with PIC microcontroller
Programming with PIC microcontroller Programming with PIC microcontroller
Programming with PIC microcontroller
 
License plate recognition on fpga and matlab
License plate recognition on fpga and matlabLicense plate recognition on fpga and matlab
License plate recognition on fpga and matlab
 
Fpga(field programmable gate array)
Fpga(field programmable gate array) Fpga(field programmable gate array)
Fpga(field programmable gate array)
 
KAREL Controller Design
KAREL Controller DesignKAREL Controller Design
KAREL Controller Design
 
PLC training
PLC trainingPLC training
PLC training
 
Calculator design with lcd using fpga
Calculator design with lcd using fpgaCalculator design with lcd using fpga
Calculator design with lcd using fpga
 
OPAL-RT RT14: Running OPAL-RT's eHS solver on NI cRIO
OPAL-RT RT14: Running OPAL-RT's eHS solver on NI cRIOOPAL-RT RT14: Running OPAL-RT's eHS solver on NI cRIO
OPAL-RT RT14: Running OPAL-RT's eHS solver on NI cRIO
 

Similar to Introduction to FPGA and projects overview

FPGA Based RGB LED Display
FPGA Based RGB LED DisplayFPGA Based RGB LED Display
FPGA Based RGB LED Display
dfordivam
 

Similar to Introduction to FPGA and projects overview (20)

1. FPGA architectures.pdf
1. FPGA architectures.pdf1. FPGA architectures.pdf
1. FPGA architectures.pdf
 
Using FPGA in Embedded Devices
Using FPGA in Embedded DevicesUsing FPGA in Embedded Devices
Using FPGA in Embedded Devices
 
nios.ppt
nios.pptnios.ppt
nios.ppt
 
FPGA Selection Methodology for Real time projects
FPGA Selection Methodology for Real time projectsFPGA Selection Methodology for Real time projects
FPGA Selection Methodology for Real time projects
 
FPGA
FPGAFPGA
FPGA
 
VLSI PLDS pla, pal
VLSI PLDS pla, palVLSI PLDS pla, pal
VLSI PLDS pla, pal
 
FPGA Based RGB LED Display
FPGA Based RGB LED DisplayFPGA Based RGB LED Display
FPGA Based RGB LED Display
 
Dr.D.RUKMANIDEVI PPT.ppt
Dr.D.RUKMANIDEVI PPT.pptDr.D.RUKMANIDEVI PPT.ppt
Dr.D.RUKMANIDEVI PPT.ppt
 
Seminar on field programmable gate array
Seminar on field programmable gate arraySeminar on field programmable gate array
Seminar on field programmable gate array
 
Basys3 rm
Basys3 rmBasys3 rm
Basys3 rm
 
Do you know what your digital pins are "really" saying
Do you know what your digital pins are "really" sayingDo you know what your digital pins are "really" saying
Do you know what your digital pins are "really" saying
 
Cpld and fpga mod vi
Cpld and fpga   mod viCpld and fpga   mod vi
Cpld and fpga mod vi
 
Real Time System Validation using Hardware in Loop (HIL) Digital Platform
Real Time System Validation using Hardware in Loop (HIL) Digital PlatformReal Time System Validation using Hardware in Loop (HIL) Digital Platform
Real Time System Validation using Hardware in Loop (HIL) Digital Platform
 
Microchip's 16-bit and 32-bit PIC MCUs
Microchip's 16-bit and 32-bit PIC MCUsMicrochip's 16-bit and 32-bit PIC MCUs
Microchip's 16-bit and 32-bit PIC MCUs
 
A DSP technical challange for an FPGA Engineer
A DSP technical challange for an FPGA EngineerA DSP technical challange for an FPGA Engineer
A DSP technical challange for an FPGA Engineer
 
Introduction to FPGA, VHDL
Introduction to FPGA, VHDL  Introduction to FPGA, VHDL
Introduction to FPGA, VHDL
 
Spartan-II FPGA (xc2s30)
Spartan-II FPGA (xc2s30)Spartan-II FPGA (xc2s30)
Spartan-II FPGA (xc2s30)
 
This Document gives a complete understanding of the I3C protocol which is int...
This Document gives a complete understanding of the I3C protocol which is int...This Document gives a complete understanding of the I3C protocol which is int...
This Document gives a complete understanding of the I3C protocol which is int...
 
Field programmable Gate Arrays Chapter 6.pdf
Field programmable Gate Arrays Chapter 6.pdfField programmable Gate Arrays Chapter 6.pdf
Field programmable Gate Arrays Chapter 6.pdf
 
FPGAs for Supercomputing: The Why and How
FPGAs for Supercomputing: The Why and HowFPGAs for Supercomputing: The Why and How
FPGAs for Supercomputing: The Why and How
 

Recently uploaded

DeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakesDeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakes
MayuraD1
 
Hospital management system project report.pdf
Hospital management system project report.pdfHospital management system project report.pdf
Hospital management system project report.pdf
Kamal Acharya
 
"Lesotho Leaps Forward: A Chronicle of Transformative Developments"
"Lesotho Leaps Forward: A Chronicle of Transformative Developments""Lesotho Leaps Forward: A Chronicle of Transformative Developments"
"Lesotho Leaps Forward: A Chronicle of Transformative Developments"
mphochane1998
 
Standard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power PlayStandard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power Play
Epec Engineered Technologies
 

Recently uploaded (20)

Online food ordering system project report.pdf
Online food ordering system project report.pdfOnline food ordering system project report.pdf
Online food ordering system project report.pdf
 
Employee leave management system project.
Employee leave management system project.Employee leave management system project.
Employee leave management system project.
 
Orlando’s Arnold Palmer Hospital Layout Strategy-1.pptx
Orlando’s Arnold Palmer Hospital Layout Strategy-1.pptxOrlando’s Arnold Palmer Hospital Layout Strategy-1.pptx
Orlando’s Arnold Palmer Hospital Layout Strategy-1.pptx
 
Work-Permit-Receiver-in-Saudi-Aramco.pptx
Work-Permit-Receiver-in-Saudi-Aramco.pptxWork-Permit-Receiver-in-Saudi-Aramco.pptx
Work-Permit-Receiver-in-Saudi-Aramco.pptx
 
COST-EFFETIVE and Energy Efficient BUILDINGS ptx
COST-EFFETIVE  and Energy Efficient BUILDINGS ptxCOST-EFFETIVE  and Energy Efficient BUILDINGS ptx
COST-EFFETIVE and Energy Efficient BUILDINGS ptx
 
Hostel management system project report..pdf
Hostel management system project report..pdfHostel management system project report..pdf
Hostel management system project report..pdf
 
Introduction to Serverless with AWS Lambda
Introduction to Serverless with AWS LambdaIntroduction to Serverless with AWS Lambda
Introduction to Serverless with AWS Lambda
 
Computer Networks Basics of Network Devices
Computer Networks  Basics of Network DevicesComputer Networks  Basics of Network Devices
Computer Networks Basics of Network Devices
 
DeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakesDeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakes
 
kiln thermal load.pptx kiln tgermal load
kiln thermal load.pptx kiln tgermal loadkiln thermal load.pptx kiln tgermal load
kiln thermal load.pptx kiln tgermal load
 
Thermal Engineering Unit - I & II . ppt
Thermal Engineering  Unit - I & II . pptThermal Engineering  Unit - I & II . ppt
Thermal Engineering Unit - I & II . ppt
 
Hospital management system project report.pdf
Hospital management system project report.pdfHospital management system project report.pdf
Hospital management system project report.pdf
 
AIRCANVAS[1].pdf mini project for btech students
AIRCANVAS[1].pdf mini project for btech studentsAIRCANVAS[1].pdf mini project for btech students
AIRCANVAS[1].pdf mini project for btech students
 
data_management_and _data_science_cheat_sheet.pdf
data_management_and _data_science_cheat_sheet.pdfdata_management_and _data_science_cheat_sheet.pdf
data_management_and _data_science_cheat_sheet.pdf
 
A CASE STUDY ON CERAMIC INDUSTRY OF BANGLADESH.pptx
A CASE STUDY ON CERAMIC INDUSTRY OF BANGLADESH.pptxA CASE STUDY ON CERAMIC INDUSTRY OF BANGLADESH.pptx
A CASE STUDY ON CERAMIC INDUSTRY OF BANGLADESH.pptx
 
"Lesotho Leaps Forward: A Chronicle of Transformative Developments"
"Lesotho Leaps Forward: A Chronicle of Transformative Developments""Lesotho Leaps Forward: A Chronicle of Transformative Developments"
"Lesotho Leaps Forward: A Chronicle of Transformative Developments"
 
Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...
Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...
Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...
 
Design For Accessibility: Getting it right from the start
Design For Accessibility: Getting it right from the startDesign For Accessibility: Getting it right from the start
Design For Accessibility: Getting it right from the start
 
Standard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power PlayStandard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power Play
 
S1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptx
S1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptxS1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptx
S1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptx
 

Introduction to FPGA and projects overview

  • 1. INTRODUCTION TO FPGA SPARTAN 6 FAMILY FPGA TEMPERATURE BASED MOTORIZED COOLING SYSTEM DESIGN OF BOUNCING BLOCK WITH VGA. @geeks_explorer Vikrant Thakur 12 may 2018 @geeks_explorer
  • 2. 1.Programmable Logic 2.Evolution: TTL  PLA  CPLD  FPGA  ASIC 3.Development and research aspects 4.Using FPGA for high speed data processing 5.Reprograme ability which distinguishes FPGAs from Application Specific Integrated Circuits
  • 3. Programmable Logic is Found Everywhere!
  • 4. WHY FPGA? • In early years the digital circuits were designed manually using the techniques such as Boolean expressions , circuit schematics , Karnaugh maps etc. Most of the people used schematic based soft wares like p spice , h spice etc. • With the increasing device densities the choice of this traditional methods has become limited. • let us consider a design ,a 16 x 16 multiplier with schematic capture and using the HDL. • The multiplier is a complex arrangement of adders and registers . In the present case we have two 16 –bit inputs and one 32-bit product output .So , a total of 64 I/O s. Approximately the circuit requires 6000 equivalent gates. • Designing circuit by arranging 6000 gates requires lot of time and energy. In order to compensate that time and energy along with faster processing speed a company came up with solution called FPGA which can be programed with language VHDL (hardware description language).
  • 5. Xilinx Spartan 6 FPGA board Project Board Board configuration: 16 Nos. Point LEDs (Logic Output) 2 Nos. of Push Buttons Two UART(RS232) 12-Bit SPI ADC (2 channel) 12-Bit SPI DAC Temperature Sensor LM35 5V SPDT Relay Buzzer (Alarm) Reset Button | Power-on Indication JTAG (Program/Debug) 40 Pin and 20 Pin I/O Expansion Connector On-Board Voltage regulators +5V | +3V3 | +1V2 FPGA Module Device : Spartan6 (XC6SLX9-TQ144) Memory : 4MB - PROM Clock : 50MHz crystal
  • 6. PROJECT OVERVIEW • In two weeks ,learning how to program FPGA and program different Led blinking patterns and clock division method. • In third week we starting working on a project :FPGA based motorized cooling systems TEMPERATURE SENSOR MADE WITH THERMSISTOR ADC FPGA (Generating PWM which controlled the speed of motor.) H BRIDGE MOSFET (Design Controlling overall movement of Motor.)
  • 7. ADC (analog to digital converter) The ADC input is analog signal such a current or voltage form and output as binary form (0 or 1). MCP 3202 microchip ADC commutes through SPI interface.
  • 9. • PWM BLOCK DIAGRAM :- Pulse Width Modulation :- Pulse width modulation (PWM), or pulse-duration modulation (PDM), is modulation technique used to encode a message into a pulsing signal. Although his modulation technique can be used to encode information for transmission, its main use is to allow the control of the power supplied to electrical devices, especially to inertia loads such as motors.
  • 10. Different PWM signal observed with change in the value received from ADC which indeed controlled the speed of DC motor.
  • 11. H bridge transistor based circuit
  • 12. Bouncing Ball with VGA interfaced with FPGA FPGA Controlling the movements onto screen along with graphics VGA (video graphics array) LED screen ALL are communicating with 25 MHZ clock speed and internal graphics on screen is controlled by 5MHZ.