SlideShare une entreprise Scribd logo
1  sur  19
Télécharger pour lire hors ligne
Cisco Base Environment
                  Overview
                                            Joseph Zhang
                                       September 2007
Base Env    © 2006, Cisco Systems, Inc. All rights reserved.   1
Agenda

                                                   • Motivation
                                                   • Description
                                                   • Benefits
                                                   • Q and A




Base Env   © 2006, Cisco Systems, Inc. All rights reserved.        2
Standardize on Reuse Methodology
                • Design reuse not enough – Verification
                  increasingly becoming schedule bottleneck.
                • Leverage best practices from previous
                  projects.
Motivation




                        Focus on methodology, not language or
                        implementation.
                • Ultimate goals:
                        unit-level to chip-level reuse.
                        leverage automation to reduce labor intensive tasks.
                        educate and empower DV staff.
                        improve scheduling predictability.

             Base Env        © 2006, Cisco Systems, Inc. All rights reserved.   3
Agenda

                                                   • Motivation
                                                   • Description
                                                   • Benefits
                                                   • Q and A




Base Env   © 2006, Cisco Systems, Inc. All rights reserved.        4
Standard ASIC DV Methodology


                 • Defines Common Topology and Directory
                   Structure
Description




                 • Leverage Existing Best Practices
                         Shaggy, Scooby, Marmot, Cobalt, GoldenEye, XChip, etc…

                 • Vertically Scalable from Unit to System
                 • Horizontally Scalable Across Projects


              Base Env       © 2006, Cisco Systems, Inc. All rights reserved.     5
Investment
                  • Development Spanned 10 Calendar Months
                         Team consists of DV leads from RTP and BXB

                  • Implemented Methodology in Specman
Description




                    Toolkit
                         Scripts
                         Templates
                         12 Verification IP
                         Documentation and
                         Training Material and Sessions

                  • Created Reference Project (Newby)
              Base Env       © 2006, Cisco Systems, Inc. All rights reserved.   6
Implementation Overview
                MY_CHIP csco_tb_u
                                                                                       TB VSD
                                                                                                Seq
                                                                                        Seq
                                                                                                Seq




                      clkgen
Description




                                                                                                       auto-created by
                                                                                                      eVC topology script




              Base Env              © 2006, Cisco Systems, Inc. All rights reserved.                              7
Additional Tool Enhancements

                 • csco_verbosity
                         Displays all of the available message loggers
                         Enables user to create a file that can change logger
                         settings (or apply any other Specman command) at
Description




                         specific simulation times
                 • csco_ovl_specman
                         Package consisting of OVL, Verilog, and e code that
                         turns each OVL assertion event into a Specman event
                         for use in either coverage or checking
                         Ties assertion based verification (ABV) with coverage
                         driven verification (CDV)



              Base Env       © 2006, Cisco Systems, Inc. All rights reserved.    8
Agenda

                                                   • Motivation
                                                   • Description
                                                   • Benefits
                                                   • Q and A




Base Env   © 2006, Cisco Systems, Inc. All rights reserved.        9
Extensive Reuse

            • Reuse of Techniques
                      Coding techniques that address complex testbench functions are in the
                      testbench from the beginning of the project
            • Reuse of Specification
                      Tight integration with Blueprint enables source for RTL creation to also be used
                      for testbench creation
Benefits




            • Reuse of Code
                      Vertical Scaling - all unit benches may be reused at higher levels, even up to
                      system simulations
                      Horizontal Scaling - verification components may be reused between projects
            • Reuse of Tests
                      Standardization of testbench infrastructure allows some tests to be automatically
                      created and many others to be reused or leveraged at higher levels
            • Reuse of Training
                      Commonality of look and feel of testbench infrastructure means no need to re-
                      learn testbench interfaces



           Base Env           © 2006, Cisco Systems, Inc. All rights reserved.                            10
Improved Predictability
             • Planning
                      Common infrastructure allows more detailed and accurate
                      planning
             • Execution
                      Horizontal scaling and improved training results in quicker
Benefits




                      ramp up time for verification resources
                      Vertical scaling enables focused unit testing resulting in
                      greater parallel use of resources
                      Large reusable code base reduces code development
             • Success
                      Early testing ensures DUT is sanity checked early
                      Methodology and underlying packages ensure that DUT has
                      been adequately exercised and checked

           Base Env        © 2006, Cisco Systems, Inc. All rights reserved.         11
Higher Return on VIP Development
            • Methodology is required to support VIP reuse
                Common language helps but is not nearly enough
                Standardization required
                   Configuration interface
                   Inter-process communication
Benefits




                   Stimulus generation
                   Scoreboarding schemes
            • Cisco Base Environment VIP
                Standard interface and usage model allows quick integration
                into TB
                More mileage and maturity from our VIP will reduced
                verification cost
                People will actually want to use the VIP!

           Base Env   © 2006, Cisco Systems, Inc. All rights reserved.        12
Solves Common DV Problems

           • How can I quickly start a DV environment?
                      The templates and scripts in Cisco Base Environment
                      make it easy to instantiate the infrastructures of a DV
                      environment in < 1 day
Benefits




                        Invoke make_proj_vob.pl to create
                        directory structure and chip-level TB
                        skeleton
                        Invoke mkevc.pl to create skeleton VIP
                        packages to drive/monitor interface
                        Invoke make_unit_pkg.pl to create skeleton
                        environments for each unit-level TB

           Base Env        © 2006, Cisco Systems, Inc. All rights reserved.     13
Solves Common DV Problems
           • How can I make sure my unit-level TB and
             testcases can be reused at the chip-level and
             higher?
                      csco_addrmap package ensures that CPU transactions
                      are transparent from unit-level to chip-level
Benefits




                      csco_event package ensures that interrupt handling is
                      transparent from unit-level to chip-level
                      csco_trans enables sum-of-parts scoreboarding where
                      unit-level scoreboards are chained to form end-to-end
                      scoreboard
                      csco_testflow ensures that all TB components execute
                      in sync. with reach other, across all TB levels
                      csco_clkgen provides transparent clock generation and
                      sampling across all TB levels

           Base Env        © 2006, Cisco Systems, Inc. All rights reserved.   14
Solves Common DV Problems

            • How do I know I’ve accurately and
              sufficiently modeled the DUT registers?
                      Tight Blueprint integration means same RDL is
                      used to generate both RTL and DV code
Benefits




                      Predefined test sequences in csco_addrmap
                      and csco_event are used to perform automatic
                      structural testing on registers and interrupts
                      Blueprint code generator also creates DV
                      configuration modules from control registers
                      in RDL
           Base Env       © 2006, Cisco Systems, Inc. All rights reserved.   15
Solves Common DV Problems


              • How can I make sure my TB can support
                dynamic resets?
Benefits




                      csco_config supports dynamic full or partial
                      regeneration of TB configuration tree
                      csco_testflow supports reset of all or any
                      portion of the TB with automatic re-launching
                      of initialization and test stimulus


           Base Env      © 2006, Cisco Systems, Inc. All rights reserved.   16
Solves Common DV Problems

              • How do I start debugging once something goes
                wrong?
                      csco_trans links and archives all transactions in the
                      TB, reducing the need to generate huge waveforms
Benefits




                      csco_testflow issues timeout errors when a TB
                      component stalls the simulation
                      csco_trans issues timeout errors when a transaction
                      spends too much time in the TB
                      csco_verbosity allows user to interactively inject TB
                      commands, reducing dependency on often slow and
                      cumbersome GUI

           Base Env       © 2006, Cisco Systems, Inc. All rights reserved.    17
Agenda

                                                   • Motivation
                                                   • Description
                                                   • Benefits
                                                   • Q and A




Base Env   © 2006, Cisco Systems, Inc. All rights reserved.        18
Base Env   © 2006, Cisco Systems, Inc. All rights reserved.   19

Contenu connexe

Tendances

Validation and-design-in-a-small-team-environment
Validation and-design-in-a-small-team-environmentValidation and-design-in-a-small-team-environment
Validation and-design-in-a-small-team-environment
Obsidian Software
 
Coverage Solutions on Emulators
Coverage Solutions on EmulatorsCoverage Solutions on Emulators
Coverage Solutions on Emulators
DVClub
 
Boston 2009 q1_kappler_chris
Boston 2009 q1_kappler_chrisBoston 2009 q1_kappler_chris
Boston 2009 q1_kappler_chris
Obsidian Software
 
Pivotal Labs Open View Presentation Continuous Build
Pivotal Labs Open View Presentation Continuous BuildPivotal Labs Open View Presentation Continuous Build
Pivotal Labs Open View Presentation Continuous Build
guestc8adce
 
Pivotal Labs Open View Presentation Quality Assurance And Developer Testing
Pivotal Labs Open View Presentation Quality Assurance And Developer TestingPivotal Labs Open View Presentation Quality Assurance And Developer Testing
Pivotal Labs Open View Presentation Quality Assurance And Developer Testing
guestc8adce
 
Automating development-operations-v1
Automating development-operations-v1Automating development-operations-v1
Automating development-operations-v1
Sumanth Vepa
 

Tendances (17)

Zhang rtp q307
Zhang rtp q307Zhang rtp q307
Zhang rtp q307
 
Validation and-design-in-a-small-team-environment
Validation and-design-in-a-small-team-environmentValidation and-design-in-a-small-team-environment
Validation and-design-in-a-small-team-environment
 
Coverage Solutions on Emulators
Coverage Solutions on EmulatorsCoverage Solutions on Emulators
Coverage Solutions on Emulators
 
Chris brown ti
Chris brown tiChris brown ti
Chris brown ti
 
Boston 2009 q1_kappler_chris
Boston 2009 q1_kappler_chrisBoston 2009 q1_kappler_chris
Boston 2009 q1_kappler_chris
 
DevOps Tooling event Amazic
DevOps Tooling event AmazicDevOps Tooling event Amazic
DevOps Tooling event Amazic
 
Pivotal Labs Open View Presentation Continuous Build
Pivotal Labs Open View Presentation Continuous BuildPivotal Labs Open View Presentation Continuous Build
Pivotal Labs Open View Presentation Continuous Build
 
Vysali - QC based framework
Vysali - QC based frameworkVysali - QC based framework
Vysali - QC based framework
 
Pivotal Labs Open View Presentation Quality Assurance And Developer Testing
Pivotal Labs Open View Presentation Quality Assurance And Developer TestingPivotal Labs Open View Presentation Quality Assurance And Developer Testing
Pivotal Labs Open View Presentation Quality Assurance And Developer Testing
 
SCM Transformation Challenges and How to Overcome Them
SCM Transformation Challenges and How to Overcome ThemSCM Transformation Challenges and How to Overcome Them
SCM Transformation Challenges and How to Overcome Them
 
Beyond Scrum: Scaling Agile with Continuous Delivery and Subversion
Beyond Scrum: Scaling Agile with Continuous Delivery and SubversionBeyond Scrum: Scaling Agile with Continuous Delivery and Subversion
Beyond Scrum: Scaling Agile with Continuous Delivery and Subversion
 
Continuous Integration to Shift Left Testing Across the Enterprise Stack
Continuous Integration to Shift Left Testing Across the Enterprise StackContinuous Integration to Shift Left Testing Across the Enterprise Stack
Continuous Integration to Shift Left Testing Across the Enterprise Stack
 
Code Management Workshop
Code Management WorkshopCode Management Workshop
Code Management Workshop
 
Fpga Verification Methodology and case studies - Semisrael Expo2014
Fpga Verification Methodology and case studies - Semisrael Expo2014Fpga Verification Methodology and case studies - Semisrael Expo2014
Fpga Verification Methodology and case studies - Semisrael Expo2014
 
Use Models for Extending IEEE 1687 to Analog Test
Use Models for Extending IEEE 1687 to Analog TestUse Models for Extending IEEE 1687 to Analog Test
Use Models for Extending IEEE 1687 to Analog Test
 
Automating development-operations-v1
Automating development-operations-v1Automating development-operations-v1
Automating development-operations-v1
 
Arizona State University Test Lecture
Arizona State University Test LectureArizona State University Test Lecture
Arizona State University Test Lecture
 

En vedette

Using PSL for Assertions and Coverage at Analog Devices
Using PSL for Assertions and Coverage at Analog DevicesUsing PSL for Assertions and Coverage at Analog Devices
Using PSL for Assertions and Coverage at Analog Devices
DVClub
 
Track B- Advanced ESL verification - Mentor
Track B- Advanced ESL verification - MentorTrack B- Advanced ESL verification - Mentor
Track B- Advanced ESL verification - Mentor
chiportal
 
Verification Planning and Metrics to Ensure Efficient Program Execution
Verification Planning and Metrics to Ensure Efficient Program ExecutionVerification Planning and Metrics to Ensure Efficient Program Execution
Verification Planning and Metrics to Ensure Efficient Program Execution
DVClub
 
Constrained-Random Thoughts on Advanced Constrained-Random Thoughts on Advanc...
Constrained-Random Thoughts on Advanced Constrained-Random Thoughts on Advanc...Constrained-Random Thoughts on Advanced Constrained-Random Thoughts on Advanc...
Constrained-Random Thoughts on Advanced Constrained-Random Thoughts on Advanc...
DVClub
 
Design Verification at D2Audio
Design Verification at D2AudioDesign Verification at D2Audio
Design Verification at D2Audio
DVClub
 
Generic and Automatic Specman Based Verification Environment
Generic and Automatic Specman Based Verification EnvironmentGeneric and Automatic Specman Based Verification Environment
Generic and Automatic Specman Based Verification Environment
DVClub
 

En vedette (6)

Using PSL for Assertions and Coverage at Analog Devices
Using PSL for Assertions and Coverage at Analog DevicesUsing PSL for Assertions and Coverage at Analog Devices
Using PSL for Assertions and Coverage at Analog Devices
 
Track B- Advanced ESL verification - Mentor
Track B- Advanced ESL verification - MentorTrack B- Advanced ESL verification - Mentor
Track B- Advanced ESL verification - Mentor
 
Verification Planning and Metrics to Ensure Efficient Program Execution
Verification Planning and Metrics to Ensure Efficient Program ExecutionVerification Planning and Metrics to Ensure Efficient Program Execution
Verification Planning and Metrics to Ensure Efficient Program Execution
 
Constrained-Random Thoughts on Advanced Constrained-Random Thoughts on Advanc...
Constrained-Random Thoughts on Advanced Constrained-Random Thoughts on Advanc...Constrained-Random Thoughts on Advanced Constrained-Random Thoughts on Advanc...
Constrained-Random Thoughts on Advanced Constrained-Random Thoughts on Advanc...
 
Design Verification at D2Audio
Design Verification at D2AudioDesign Verification at D2Audio
Design Verification at D2Audio
 
Generic and Automatic Specman Based Verification Environment
Generic and Automatic Specman Based Verification EnvironmentGeneric and Automatic Specman Based Verification Environment
Generic and Automatic Specman Based Verification Environment
 

Similaire à Cisco Base Environment Overview

Continuous delivery with Jenkins Enterprise and Deployit
Continuous delivery with Jenkins Enterprise and DeployitContinuous delivery with Jenkins Enterprise and Deployit
Continuous delivery with Jenkins Enterprise and Deployit
XebiaLabs
 
Kognitio feb 2013
Kognitio feb 2013Kognitio feb 2013
Kognitio feb 2013
Kognitio
 
Leveraging HP Performance Center
Leveraging HP Performance CenterLeveraging HP Performance Center
Leveraging HP Performance Center
Martin Spier
 
Infrastructure as Code 101: Steve Tegeler + Nathan Ness, VMware
Infrastructure as Code 101: Steve Tegeler + Nathan Ness, VMwareInfrastructure as Code 101: Steve Tegeler + Nathan Ness, VMware
Infrastructure as Code 101: Steve Tegeler + Nathan Ness, VMware
OpenStack
 
Introducing Obsidian Software and RAVEN-GCS for PowerPC
Introducing Obsidian Software and RAVEN-GCS for PowerPCIntroducing Obsidian Software and RAVEN-GCS for PowerPC
Introducing Obsidian Software and RAVEN-GCS for PowerPC
DVClub
 

Similaire à Cisco Base Environment Overview (20)

OpenStack Enabling DevOps
OpenStack Enabling DevOpsOpenStack Enabling DevOps
OpenStack Enabling DevOps
 
Simplified, Robust and Speedy Novell Identity Manager Implementation with Des...
Simplified, Robust and Speedy Novell Identity Manager Implementation with Des...Simplified, Robust and Speedy Novell Identity Manager Implementation with Des...
Simplified, Robust and Speedy Novell Identity Manager Implementation with Des...
 
SUSE - performance analysis-with_ceph
SUSE - performance analysis-with_cephSUSE - performance analysis-with_ceph
SUSE - performance analysis-with_ceph
 
Flex Pod Modern Networks
Flex Pod Modern NetworksFlex Pod Modern Networks
Flex Pod Modern Networks
 
Performance analysis with_ceph
Performance analysis with_cephPerformance analysis with_ceph
Performance analysis with_ceph
 
Continuous delivery with Jenkins Enterprise and Deployit
Continuous delivery with Jenkins Enterprise and DeployitContinuous delivery with Jenkins Enterprise and Deployit
Continuous delivery with Jenkins Enterprise and Deployit
 
Kognitio feb 2013
Kognitio feb 2013Kognitio feb 2013
Kognitio feb 2013
 
Enterprise IPv6 Deployment
Enterprise IPv6 Deployment Enterprise IPv6 Deployment
Enterprise IPv6 Deployment
 
Leveraging HP Performance Center
Leveraging HP Performance CenterLeveraging HP Performance Center
Leveraging HP Performance Center
 
Was liberty
Was libertyWas liberty
Was liberty
 
Kubernetes and devops
Kubernetes and devopsKubernetes and devops
Kubernetes and devops
 
Getting to Walk with DevOps
Getting to Walk with DevOpsGetting to Walk with DevOps
Getting to Walk with DevOps
 
Kubernetes Storage Webinar.pptx
Kubernetes Storage Webinar.pptxKubernetes Storage Webinar.pptx
Kubernetes Storage Webinar.pptx
 
Software System Scalability: Concepts and Techniques (keynote talk at ISEC 2009)
Software System Scalability: Concepts and Techniques (keynote talk at ISEC 2009)Software System Scalability: Concepts and Techniques (keynote talk at ISEC 2009)
Software System Scalability: Concepts and Techniques (keynote talk at ISEC 2009)
 
Kognitio overview april 2013
Kognitio overview april 2013Kognitio overview april 2013
Kognitio overview april 2013
 
Infrastructure as Code 101: Steve Tegeler + Nathan Ness, VMware
Infrastructure as Code 101: Steve Tegeler + Nathan Ness, VMwareInfrastructure as Code 101: Steve Tegeler + Nathan Ness, VMware
Infrastructure as Code 101: Steve Tegeler + Nathan Ness, VMware
 
Run Your Oracle BI QA Cycles More Effectively
Run Your Oracle BI QA Cycles More EffectivelyRun Your Oracle BI QA Cycles More Effectively
Run Your Oracle BI QA Cycles More Effectively
 
Jumping from Continuous Integration to Continuous Delivery with Jenkins Enter...
Jumping from Continuous Integration to Continuous Delivery with Jenkins Enter...Jumping from Continuous Integration to Continuous Delivery with Jenkins Enter...
Jumping from Continuous Integration to Continuous Delivery with Jenkins Enter...
 
Hosseini sv07
Hosseini sv07Hosseini sv07
Hosseini sv07
 
Introducing Obsidian Software and RAVEN-GCS for PowerPC
Introducing Obsidian Software and RAVEN-GCS for PowerPCIntroducing Obsidian Software and RAVEN-GCS for PowerPC
Introducing Obsidian Software and RAVEN-GCS for PowerPC
 

Plus de DVClub

Intel Xeon Pre-Silicon Validation: Introduction and Challenges
Intel Xeon Pre-Silicon Validation: Introduction and ChallengesIntel Xeon Pre-Silicon Validation: Introduction and Challenges
Intel Xeon Pre-Silicon Validation: Introduction and Challenges
DVClub
 
Verification of Graphics ASICs (Part II)
Verification of Graphics ASICs (Part II)Verification of Graphics ASICs (Part II)
Verification of Graphics ASICs (Part II)
DVClub
 
Verification of Graphics ASICs (Part I)
Verification of Graphics ASICs (Part I)Verification of Graphics ASICs (Part I)
Verification of Graphics ASICs (Part I)
DVClub
 
Stop Writing Assertions! Efficient Verification Methodology
Stop Writing Assertions! Efficient Verification MethodologyStop Writing Assertions! Efficient Verification Methodology
Stop Writing Assertions! Efficient Verification Methodology
DVClub
 
Verification Automation Using IPXACT
Verification Automation Using IPXACTVerification Automation Using IPXACT
Verification Automation Using IPXACT
DVClub
 
Validation and Design in a Small Team Environment
Validation and Design in a Small Team EnvironmentValidation and Design in a Small Team Environment
Validation and Design in a Small Team Environment
DVClub
 
Trends in Mixed Signal Validation
Trends in Mixed Signal ValidationTrends in Mixed Signal Validation
Trends in Mixed Signal Validation
DVClub
 
Verification In A Global Design Community
Verification In A Global Design CommunityVerification In A Global Design Community
Verification In A Global Design Community
DVClub
 
Design Verification Using SystemC
Design Verification Using SystemCDesign Verification Using SystemC
Design Verification Using SystemC
DVClub
 
Verification Strategy for PCI-Express
Verification Strategy for PCI-ExpressVerification Strategy for PCI-Express
Verification Strategy for PCI-Express
DVClub
 
SystemVerilog Assertions (SVA) in the Design/Verification Process
SystemVerilog Assertions (SVA) in the Design/Verification ProcessSystemVerilog Assertions (SVA) in the Design/Verification Process
SystemVerilog Assertions (SVA) in the Design/Verification Process
DVClub
 
Efficiency Through Methodology
Efficiency Through MethodologyEfficiency Through Methodology
Efficiency Through Methodology
DVClub
 
Pre-Si Verification for Post-Si Validation
Pre-Si Verification for Post-Si ValidationPre-Si Verification for Post-Si Validation
Pre-Si Verification for Post-Si Validation
DVClub
 
OpenSPARC T1 Processor
OpenSPARC T1 ProcessorOpenSPARC T1 Processor
OpenSPARC T1 Processor
DVClub
 
Intel Atom Processor Pre-Silicon Verification Experience
Intel Atom Processor Pre-Silicon Verification ExperienceIntel Atom Processor Pre-Silicon Verification Experience
Intel Atom Processor Pre-Silicon Verification Experience
DVClub
 
Using Assertions in AMS Verification
Using Assertions in AMS VerificationUsing Assertions in AMS Verification
Using Assertions in AMS Verification
DVClub
 
Low-Power Design and Verification
Low-Power Design and VerificationLow-Power Design and Verification
Low-Power Design and Verification
DVClub
 
UVM Update: Register Package
UVM Update: Register PackageUVM Update: Register Package
UVM Update: Register Package
DVClub
 
Verification of the QorIQ Communication Platform Containing CoreNet Fabric wi...
Verification of the QorIQ Communication Platform Containing CoreNet Fabric wi...Verification of the QorIQ Communication Platform Containing CoreNet Fabric wi...
Verification of the QorIQ Communication Platform Containing CoreNet Fabric wi...
DVClub
 
Verification of Wireless SoCs: No Longer in the Dark Ages
Verification of Wireless SoCs: No Longer in the Dark AgesVerification of Wireless SoCs: No Longer in the Dark Ages
Verification of Wireless SoCs: No Longer in the Dark Ages
DVClub
 

Plus de DVClub (20)

Intel Xeon Pre-Silicon Validation: Introduction and Challenges
Intel Xeon Pre-Silicon Validation: Introduction and ChallengesIntel Xeon Pre-Silicon Validation: Introduction and Challenges
Intel Xeon Pre-Silicon Validation: Introduction and Challenges
 
Verification of Graphics ASICs (Part II)
Verification of Graphics ASICs (Part II)Verification of Graphics ASICs (Part II)
Verification of Graphics ASICs (Part II)
 
Verification of Graphics ASICs (Part I)
Verification of Graphics ASICs (Part I)Verification of Graphics ASICs (Part I)
Verification of Graphics ASICs (Part I)
 
Stop Writing Assertions! Efficient Verification Methodology
Stop Writing Assertions! Efficient Verification MethodologyStop Writing Assertions! Efficient Verification Methodology
Stop Writing Assertions! Efficient Verification Methodology
 
Verification Automation Using IPXACT
Verification Automation Using IPXACTVerification Automation Using IPXACT
Verification Automation Using IPXACT
 
Validation and Design in a Small Team Environment
Validation and Design in a Small Team EnvironmentValidation and Design in a Small Team Environment
Validation and Design in a Small Team Environment
 
Trends in Mixed Signal Validation
Trends in Mixed Signal ValidationTrends in Mixed Signal Validation
Trends in Mixed Signal Validation
 
Verification In A Global Design Community
Verification In A Global Design CommunityVerification In A Global Design Community
Verification In A Global Design Community
 
Design Verification Using SystemC
Design Verification Using SystemCDesign Verification Using SystemC
Design Verification Using SystemC
 
Verification Strategy for PCI-Express
Verification Strategy for PCI-ExpressVerification Strategy for PCI-Express
Verification Strategy for PCI-Express
 
SystemVerilog Assertions (SVA) in the Design/Verification Process
SystemVerilog Assertions (SVA) in the Design/Verification ProcessSystemVerilog Assertions (SVA) in the Design/Verification Process
SystemVerilog Assertions (SVA) in the Design/Verification Process
 
Efficiency Through Methodology
Efficiency Through MethodologyEfficiency Through Methodology
Efficiency Through Methodology
 
Pre-Si Verification for Post-Si Validation
Pre-Si Verification for Post-Si ValidationPre-Si Verification for Post-Si Validation
Pre-Si Verification for Post-Si Validation
 
OpenSPARC T1 Processor
OpenSPARC T1 ProcessorOpenSPARC T1 Processor
OpenSPARC T1 Processor
 
Intel Atom Processor Pre-Silicon Verification Experience
Intel Atom Processor Pre-Silicon Verification ExperienceIntel Atom Processor Pre-Silicon Verification Experience
Intel Atom Processor Pre-Silicon Verification Experience
 
Using Assertions in AMS Verification
Using Assertions in AMS VerificationUsing Assertions in AMS Verification
Using Assertions in AMS Verification
 
Low-Power Design and Verification
Low-Power Design and VerificationLow-Power Design and Verification
Low-Power Design and Verification
 
UVM Update: Register Package
UVM Update: Register PackageUVM Update: Register Package
UVM Update: Register Package
 
Verification of the QorIQ Communication Platform Containing CoreNet Fabric wi...
Verification of the QorIQ Communication Platform Containing CoreNet Fabric wi...Verification of the QorIQ Communication Platform Containing CoreNet Fabric wi...
Verification of the QorIQ Communication Platform Containing CoreNet Fabric wi...
 
Verification of Wireless SoCs: No Longer in the Dark Ages
Verification of Wireless SoCs: No Longer in the Dark AgesVerification of Wireless SoCs: No Longer in the Dark Ages
Verification of Wireless SoCs: No Longer in the Dark Ages
 

Dernier

Artificial Intelligence: Facts and Myths
Artificial Intelligence: Facts and MythsArtificial Intelligence: Facts and Myths
Artificial Intelligence: Facts and Myths
Joaquim Jorge
 

Dernier (20)

A Year of the Servo Reboot: Where Are We Now?
A Year of the Servo Reboot: Where Are We Now?A Year of the Servo Reboot: Where Are We Now?
A Year of the Servo Reboot: Where Are We Now?
 
Scaling API-first – The story of a global engineering organization
Scaling API-first – The story of a global engineering organizationScaling API-first – The story of a global engineering organization
Scaling API-first – The story of a global engineering organization
 
Polkadot JAM Slides - Token2049 - By Dr. Gavin Wood
Polkadot JAM Slides - Token2049 - By Dr. Gavin WoodPolkadot JAM Slides - Token2049 - By Dr. Gavin Wood
Polkadot JAM Slides - Token2049 - By Dr. Gavin Wood
 
Understanding Discord NSFW Servers A Guide for Responsible Users.pdf
Understanding Discord NSFW Servers A Guide for Responsible Users.pdfUnderstanding Discord NSFW Servers A Guide for Responsible Users.pdf
Understanding Discord NSFW Servers A Guide for Responsible Users.pdf
 
Artificial Intelligence: Facts and Myths
Artificial Intelligence: Facts and MythsArtificial Intelligence: Facts and Myths
Artificial Intelligence: Facts and Myths
 
From Event to Action: Accelerate Your Decision Making with Real-Time Automation
From Event to Action: Accelerate Your Decision Making with Real-Time AutomationFrom Event to Action: Accelerate Your Decision Making with Real-Time Automation
From Event to Action: Accelerate Your Decision Making with Real-Time Automation
 
Manulife - Insurer Innovation Award 2024
Manulife - Insurer Innovation Award 2024Manulife - Insurer Innovation Award 2024
Manulife - Insurer Innovation Award 2024
 
Deploy with confidence: VMware Cloud Foundation 5.1 on next gen Dell PowerEdg...
Deploy with confidence: VMware Cloud Foundation 5.1 on next gen Dell PowerEdg...Deploy with confidence: VMware Cloud Foundation 5.1 on next gen Dell PowerEdg...
Deploy with confidence: VMware Cloud Foundation 5.1 on next gen Dell PowerEdg...
 
Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...
Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...
Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...
 
Workshop - Best of Both Worlds_ Combine KG and Vector search for enhanced R...
Workshop - Best of Both Worlds_ Combine  KG and Vector search for  enhanced R...Workshop - Best of Both Worlds_ Combine  KG and Vector search for  enhanced R...
Workshop - Best of Both Worlds_ Combine KG and Vector search for enhanced R...
 
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
 
Tata AIG General Insurance Company - Insurer Innovation Award 2024
Tata AIG General Insurance Company - Insurer Innovation Award 2024Tata AIG General Insurance Company - Insurer Innovation Award 2024
Tata AIG General Insurance Company - Insurer Innovation Award 2024
 
Strategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
Strategize a Smooth Tenant-to-tenant Migration and Copilot TakeoffStrategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
Strategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
 
Exploring the Future Potential of AI-Enabled Smartphone Processors
Exploring the Future Potential of AI-Enabled Smartphone ProcessorsExploring the Future Potential of AI-Enabled Smartphone Processors
Exploring the Future Potential of AI-Enabled Smartphone Processors
 
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
 
Boost PC performance: How more available memory can improve productivity
Boost PC performance: How more available memory can improve productivityBoost PC performance: How more available memory can improve productivity
Boost PC performance: How more available memory can improve productivity
 
A Domino Admins Adventures (Engage 2024)
A Domino Admins Adventures (Engage 2024)A Domino Admins Adventures (Engage 2024)
A Domino Admins Adventures (Engage 2024)
 
presentation ICT roal in 21st century education
presentation ICT roal in 21st century educationpresentation ICT roal in 21st century education
presentation ICT roal in 21st century education
 
Apidays Singapore 2024 - Building Digital Trust in a Digital Economy by Veron...
Apidays Singapore 2024 - Building Digital Trust in a Digital Economy by Veron...Apidays Singapore 2024 - Building Digital Trust in a Digital Economy by Veron...
Apidays Singapore 2024 - Building Digital Trust in a Digital Economy by Veron...
 
TrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data DiscoveryTrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
 

Cisco Base Environment Overview

  • 1. Cisco Base Environment Overview Joseph Zhang September 2007 Base Env © 2006, Cisco Systems, Inc. All rights reserved. 1
  • 2. Agenda • Motivation • Description • Benefits • Q and A Base Env © 2006, Cisco Systems, Inc. All rights reserved. 2
  • 3. Standardize on Reuse Methodology • Design reuse not enough – Verification increasingly becoming schedule bottleneck. • Leverage best practices from previous projects. Motivation Focus on methodology, not language or implementation. • Ultimate goals: unit-level to chip-level reuse. leverage automation to reduce labor intensive tasks. educate and empower DV staff. improve scheduling predictability. Base Env © 2006, Cisco Systems, Inc. All rights reserved. 3
  • 4. Agenda • Motivation • Description • Benefits • Q and A Base Env © 2006, Cisco Systems, Inc. All rights reserved. 4
  • 5. Standard ASIC DV Methodology • Defines Common Topology and Directory Structure Description • Leverage Existing Best Practices Shaggy, Scooby, Marmot, Cobalt, GoldenEye, XChip, etc… • Vertically Scalable from Unit to System • Horizontally Scalable Across Projects Base Env © 2006, Cisco Systems, Inc. All rights reserved. 5
  • 6. Investment • Development Spanned 10 Calendar Months Team consists of DV leads from RTP and BXB • Implemented Methodology in Specman Description Toolkit Scripts Templates 12 Verification IP Documentation and Training Material and Sessions • Created Reference Project (Newby) Base Env © 2006, Cisco Systems, Inc. All rights reserved. 6
  • 7. Implementation Overview MY_CHIP csco_tb_u TB VSD Seq Seq Seq clkgen Description auto-created by eVC topology script Base Env © 2006, Cisco Systems, Inc. All rights reserved. 7
  • 8. Additional Tool Enhancements • csco_verbosity Displays all of the available message loggers Enables user to create a file that can change logger settings (or apply any other Specman command) at Description specific simulation times • csco_ovl_specman Package consisting of OVL, Verilog, and e code that turns each OVL assertion event into a Specman event for use in either coverage or checking Ties assertion based verification (ABV) with coverage driven verification (CDV) Base Env © 2006, Cisco Systems, Inc. All rights reserved. 8
  • 9. Agenda • Motivation • Description • Benefits • Q and A Base Env © 2006, Cisco Systems, Inc. All rights reserved. 9
  • 10. Extensive Reuse • Reuse of Techniques Coding techniques that address complex testbench functions are in the testbench from the beginning of the project • Reuse of Specification Tight integration with Blueprint enables source for RTL creation to also be used for testbench creation Benefits • Reuse of Code Vertical Scaling - all unit benches may be reused at higher levels, even up to system simulations Horizontal Scaling - verification components may be reused between projects • Reuse of Tests Standardization of testbench infrastructure allows some tests to be automatically created and many others to be reused or leveraged at higher levels • Reuse of Training Commonality of look and feel of testbench infrastructure means no need to re- learn testbench interfaces Base Env © 2006, Cisco Systems, Inc. All rights reserved. 10
  • 11. Improved Predictability • Planning Common infrastructure allows more detailed and accurate planning • Execution Horizontal scaling and improved training results in quicker Benefits ramp up time for verification resources Vertical scaling enables focused unit testing resulting in greater parallel use of resources Large reusable code base reduces code development • Success Early testing ensures DUT is sanity checked early Methodology and underlying packages ensure that DUT has been adequately exercised and checked Base Env © 2006, Cisco Systems, Inc. All rights reserved. 11
  • 12. Higher Return on VIP Development • Methodology is required to support VIP reuse Common language helps but is not nearly enough Standardization required Configuration interface Inter-process communication Benefits Stimulus generation Scoreboarding schemes • Cisco Base Environment VIP Standard interface and usage model allows quick integration into TB More mileage and maturity from our VIP will reduced verification cost People will actually want to use the VIP! Base Env © 2006, Cisco Systems, Inc. All rights reserved. 12
  • 13. Solves Common DV Problems • How can I quickly start a DV environment? The templates and scripts in Cisco Base Environment make it easy to instantiate the infrastructures of a DV environment in < 1 day Benefits Invoke make_proj_vob.pl to create directory structure and chip-level TB skeleton Invoke mkevc.pl to create skeleton VIP packages to drive/monitor interface Invoke make_unit_pkg.pl to create skeleton environments for each unit-level TB Base Env © 2006, Cisco Systems, Inc. All rights reserved. 13
  • 14. Solves Common DV Problems • How can I make sure my unit-level TB and testcases can be reused at the chip-level and higher? csco_addrmap package ensures that CPU transactions are transparent from unit-level to chip-level Benefits csco_event package ensures that interrupt handling is transparent from unit-level to chip-level csco_trans enables sum-of-parts scoreboarding where unit-level scoreboards are chained to form end-to-end scoreboard csco_testflow ensures that all TB components execute in sync. with reach other, across all TB levels csco_clkgen provides transparent clock generation and sampling across all TB levels Base Env © 2006, Cisco Systems, Inc. All rights reserved. 14
  • 15. Solves Common DV Problems • How do I know I’ve accurately and sufficiently modeled the DUT registers? Tight Blueprint integration means same RDL is used to generate both RTL and DV code Benefits Predefined test sequences in csco_addrmap and csco_event are used to perform automatic structural testing on registers and interrupts Blueprint code generator also creates DV configuration modules from control registers in RDL Base Env © 2006, Cisco Systems, Inc. All rights reserved. 15
  • 16. Solves Common DV Problems • How can I make sure my TB can support dynamic resets? Benefits csco_config supports dynamic full or partial regeneration of TB configuration tree csco_testflow supports reset of all or any portion of the TB with automatic re-launching of initialization and test stimulus Base Env © 2006, Cisco Systems, Inc. All rights reserved. 16
  • 17. Solves Common DV Problems • How do I start debugging once something goes wrong? csco_trans links and archives all transactions in the TB, reducing the need to generate huge waveforms Benefits csco_testflow issues timeout errors when a TB component stalls the simulation csco_trans issues timeout errors when a transaction spends too much time in the TB csco_verbosity allows user to interactively inject TB commands, reducing dependency on often slow and cumbersome GUI Base Env © 2006, Cisco Systems, Inc. All rights reserved. 17
  • 18. Agenda • Motivation • Description • Benefits • Q and A Base Env © 2006, Cisco Systems, Inc. All rights reserved. 18
  • 19. Base Env © 2006, Cisco Systems, Inc. All rights reserved. 19