Sameh El-Ashry

24 Abonné

Sameh El-Ashry is working as senior digital verification engineer, with 6+ years of industry experience. He has worked as senior digital verification engineer at Si-Vision, and his work involves the verification of digital wireless communication IPs including PHYs, basebands, MACs, and verification of SerDes IPs. He participated as an expert reviewer at Design Automation Conference (DAC). He has worked as hardware verification engineer in MED at Mentor, a Siemens Business, Cairo, Egypt, where he participated in two of the major projects of the team. He has different published papers at international conferences for memory controllers, NoC, coverage, assertions, and UVM. He received the M.Sc.

uvm systemverilog verification noc verilog digital design egypt vsli vhdl chip design ral coverage regression testcase scripting planning simulation emulation riscv dft power aware

Tout plus

Activité
À propos

Tout plus

Sameh El-Ashry

Présentations

Code Management Workshop

Functional verification techniques EW16 session

On the verification of configurable nocs in simulation and hardware emulation a uvm based tool

verification_planning_systemverilog_uvm_2020

A reusable verification environment for NoC platforms using UVM

On Error Injection for NoC Platforms: A UVM-based Practical Case Study

Efficient Methodology of Sampling UVM RAL During Simulation for SoC Functional Coverage

Chipions session 2021 - VLSI career

How to create SystemVerilog verification environment?

J’aime

How to Write a Research Paper

CPU Verification

Build your career in physical ASIC design

Behavioral modeling of Clock/Data Recovery

Bidirectional Bus Modelling

Rf receiver design case studies

How to Connect SystemVerilog with Octave

Keynote at IWLS 2017

UVM Update: Register Package

Writing a survey report

Automated hardware testing using python

Verification Engineer - Opportunities and Career Path