SlideShare une entreprise Scribd logo
1  sur  60
CMOS Arithmetic Circuits
Multiplication of numbers
Datapath circuit techniques for adders
Binary adder
Binary adder
Special trick for reducing No of transistor  ,[object Object],[object Object],[object Object]
CMOS full adder
Mirror Adders ,[object Object]
Ripple carry adder
Pipelined adder
Carry bypass adder
Carry bypass adder
Linear carry select adder
Linear carry select adder: critical path
Carry look-ahead adder
Carry look-ahead circuit structures
Carry save (CSA) and carry propagate (CPA) adders
Adder delays
Adder delays summary
Datapath circuit techniques for multipliers
Multiplier definition
Binary multiplication
Indirect multiplication
Array multiplier
MxN array multiplier critical path
Carry ripple vs. carry save array multiplier
Carry save multiplier
Adder cells in array multiplier
Array multiplier floorplan
Wallace tree multiplier
Wallace tree multiplier
Wallace tree multiplier
Dadda tree multiplier
Serial-serial multiplier
Serial-parallel multiplier
Parallel vs. serial multipliers
Parallel vs. serial multipliers
Multiplier performance
Multiplier performance
Multiplier summary
Other datapath elements
Binary shifter
Barrel shifter
4x4 barrel shifter
Logarithmic shifter
Power considerations in datapath structures
Reducing supply voltage
Reducing supply voltage
Architecture trade-offs: reference datapath
Parallel datapath
Pipelined datapath
Datapath architecture summary
Glitching in NOR chain
Glitching in RCA
Switching activity in adders
Switching activity in multipliers
Layout strategy for datapath
Layout strategy for datapaths
Cell area: 2 vs. 3 metal layer process
Summary

Contenu connexe

Tendances

Wallace tree multiplier
Wallace tree multiplierWallace tree multiplier
Wallace tree multiplier
Sudhir Kumar
 
Digital VLSI Design and FPGA Implementation
Digital VLSI Design and FPGA ImplementationDigital VLSI Design and FPGA Implementation
Digital VLSI Design and FPGA Implementation
Amber Bhaumik
 

Tendances (20)

Array multiplier
Array multiplierArray multiplier
Array multiplier
 
Wallace tree multiplier
Wallace tree multiplierWallace tree multiplier
Wallace tree multiplier
 
MAC UNIT USING DIFFERENT MULTIPLIERS
MAC UNIT USING DIFFERENT MULTIPLIERSMAC UNIT USING DIFFERENT MULTIPLIERS
MAC UNIT USING DIFFERENT MULTIPLIERS
 
Comparison of modulation methods
Comparison of modulation methodsComparison of modulation methods
Comparison of modulation methods
 
Half adder & full adder
Half adder & full adderHalf adder & full adder
Half adder & full adder
 
Shifters
ShiftersShifters
Shifters
 
Pass transistor logic
Pass transistor logicPass transistor logic
Pass transistor logic
 
Digital VLSI Design and FPGA Implementation
Digital VLSI Design and FPGA ImplementationDigital VLSI Design and FPGA Implementation
Digital VLSI Design and FPGA Implementation
 
Active filters
Active filtersActive filters
Active filters
 
Design and development of carry select adder
Design and development of carry select adderDesign and development of carry select adder
Design and development of carry select adder
 
L5 Adders
L5 AddersL5 Adders
L5 Adders
 
Successive approximation
Successive approximationSuccessive approximation
Successive approximation
 
Mini Project on 4 BIT SERIAL MULTIPLIER
Mini Project on 4 BIT SERIAL MULTIPLIERMini Project on 4 BIT SERIAL MULTIPLIER
Mini Project on 4 BIT SERIAL MULTIPLIER
 
Neutralization Technique in EDC
Neutralization Technique in EDCNeutralization Technique in EDC
Neutralization Technique in EDC
 
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
 
Vedic multiplier
Vedic multiplierVedic multiplier
Vedic multiplier
 
Active filter
Active filterActive filter
Active filter
 
Logic families
Logic familiesLogic families
Logic families
 
Multiplexers & Demultiplexers
Multiplexers & DemultiplexersMultiplexers & Demultiplexers
Multiplexers & Demultiplexers
 
Dynamic logic circuits
Dynamic logic circuitsDynamic logic circuits
Dynamic logic circuits
 

En vedette

Adders and subtractors in vlsi design
Adders and subtractors in vlsi designAdders and subtractors in vlsi design
Adders and subtractors in vlsi design
dinesh aitha
 
Parallel Prefix Adders Presentation
Parallel Prefix Adders PresentationParallel Prefix Adders Presentation
Parallel Prefix Adders Presentation
Peeyush Pashine
 
36.voltage divider bias
36.voltage divider bias36.voltage divider bias
36.voltage divider bias
DoCircuits
 
M.Tech Voltage Reference Thesis Presentation
M.Tech Voltage Reference Thesis PresentationM.Tech Voltage Reference Thesis Presentation
M.Tech Voltage Reference Thesis Presentation
Rohit Singh
 
Transistor bias circuit
Transistor bias circuitTransistor bias circuit
Transistor bias circuit
Adk Adool
 

En vedette (20)

Lecture28
Lecture28Lecture28
Lecture28
 
Booths Multiplication Algorithm
Booths Multiplication AlgorithmBooths Multiplication Algorithm
Booths Multiplication Algorithm
 
111adder
111adder111adder
111adder
 
A New CMOS Voltage Divider Based Current Mirror, Compared with the Basic a...
A New CMOS Voltage Divider Based Current Mirror,    Compared with the Basic a...A New CMOS Voltage Divider Based Current Mirror,    Compared with the Basic a...
A New CMOS Voltage Divider Based Current Mirror, Compared with the Basic a...
 
different logic full adders
different logic full addersdifferent logic full adders
different logic full adders
 
Half adder layout design
Half adder layout designHalf adder layout design
Half adder layout design
 
VLSI subsystem design processes and illustration
VLSI subsystem design processes and illustrationVLSI subsystem design processes and illustration
VLSI subsystem design processes and illustration
 
design of high speed performance 64bit mac unit
design of high speed performance 64bit mac unitdesign of high speed performance 64bit mac unit
design of high speed performance 64bit mac unit
 
Area Versus Speed Trade-off Analysis of a WiMAX Deinterleaver Circuit Design
Area Versus Speed Trade-off Analysis of a WiMAX Deinterleaver Circuit DesignArea Versus Speed Trade-off Analysis of a WiMAX Deinterleaver Circuit Design
Area Versus Speed Trade-off Analysis of a WiMAX Deinterleaver Circuit Design
 
Digital vlsi implementation of piecewise affine controllers based on lattice ...
Digital vlsi implementation of piecewise affine controllers based on lattice ...Digital vlsi implementation of piecewise affine controllers based on lattice ...
Digital vlsi implementation of piecewise affine controllers based on lattice ...
 
Report adders
Report addersReport adders
Report adders
 
Emitter bias method of transistor biasing
Emitter bias method of transistor biasingEmitter bias method of transistor biasing
Emitter bias method of transistor biasing
 
Adders and subtractors in vlsi design
Adders and subtractors in vlsi designAdders and subtractors in vlsi design
Adders and subtractors in vlsi design
 
Voltage Divider Bias - BJT
Voltage Divider Bias - BJTVoltage Divider Bias - BJT
Voltage Divider Bias - BJT
 
Lecture25
Lecture25Lecture25
Lecture25
 
Basic VLSI Design Chapter 8
Basic VLSI Design Chapter 8 Basic VLSI Design Chapter 8
Basic VLSI Design Chapter 8
 
Parallel Prefix Adders Presentation
Parallel Prefix Adders PresentationParallel Prefix Adders Presentation
Parallel Prefix Adders Presentation
 
36.voltage divider bias
36.voltage divider bias36.voltage divider bias
36.voltage divider bias
 
M.Tech Voltage Reference Thesis Presentation
M.Tech Voltage Reference Thesis PresentationM.Tech Voltage Reference Thesis Presentation
M.Tech Voltage Reference Thesis Presentation
 
Transistor bias circuit
Transistor bias circuitTransistor bias circuit
Transistor bias circuit
 

Similaire à Cmos Arithmetic Circuits

Reducing Structural Bias in Technology Mapping
Reducing Structural Bias in Technology MappingReducing Structural Bias in Technology Mapping
Reducing Structural Bias in Technology Mapping
satrajit
 
SEMINAR[2].pptx automatic circuit design
SEMINAR[2].pptx automatic circuit designSEMINAR[2].pptx automatic circuit design
SEMINAR[2].pptx automatic circuit design
ShaelMalik
 

Similaire à Cmos Arithmetic Circuits (20)

Efficient implementation of full adder for power analysis in cmos technology
Efficient implementation of full adder for power analysis in cmos technologyEfficient implementation of full adder for power analysis in cmos technology
Efficient implementation of full adder for power analysis in cmos technology
 
Comparative Study of Low Power Low Area Bypass Multipliers for Signal Process...
Comparative Study of Low Power Low Area Bypass Multipliers for Signal Process...Comparative Study of Low Power Low Area Bypass Multipliers for Signal Process...
Comparative Study of Low Power Low Area Bypass Multipliers for Signal Process...
 
Reducing Structural Bias in Technology Mapping
Reducing Structural Bias in Technology MappingReducing Structural Bias in Technology Mapping
Reducing Structural Bias in Technology Mapping
 
Design and Verification of Area Efficient Carry Select Adder
Design and Verification of Area Efficient Carry Select AdderDesign and Verification of Area Efficient Carry Select Adder
Design and Verification of Area Efficient Carry Select Adder
 
Design of a High Speed, Rail-to-Rail input CMOS comparator
Design of a High Speed, Rail-to-Rail input CMOS comparatorDesign of a High Speed, Rail-to-Rail input CMOS comparator
Design of a High Speed, Rail-to-Rail input CMOS comparator
 
High Speed Carryselect Adder
High Speed Carryselect AdderHigh Speed Carryselect Adder
High Speed Carryselect Adder
 
Ofdma 1
Ofdma 1Ofdma 1
Ofdma 1
 
International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER)International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER)
 
DESIGN OF REVERSIBLE MULTIPLIERS FOR LINEAR FILTERING APPLICATIONS IN DSP
DESIGN OF REVERSIBLE MULTIPLIERS FOR LINEAR FILTERING APPLICATIONS IN DSPDESIGN OF REVERSIBLE MULTIPLIERS FOR LINEAR FILTERING APPLICATIONS IN DSP
DESIGN OF REVERSIBLE MULTIPLIERS FOR LINEAR FILTERING APPLICATIONS IN DSP
 
SEMINAR[2].pptx automatic circuit design
SEMINAR[2].pptx automatic circuit designSEMINAR[2].pptx automatic circuit design
SEMINAR[2].pptx automatic circuit design
 
Area, Delay and Power Comparison of Adder Topologies
Area, Delay and Power Comparison of Adder TopologiesArea, Delay and Power Comparison of Adder Topologies
Area, Delay and Power Comparison of Adder Topologies
 
Design and Hardware Implementation of Low-Complexity Multiuser Precoders (ETH...
Design and Hardware Implementation of Low-Complexity Multiuser Precoders (ETH...Design and Hardware Implementation of Low-Complexity Multiuser Precoders (ETH...
Design and Hardware Implementation of Low-Complexity Multiuser Precoders (ETH...
 
Area-Delay Efficient Binary Adders in QCA
Area-Delay Efficient Binary Adders in QCAArea-Delay Efficient Binary Adders in QCA
Area-Delay Efficient Binary Adders in QCA
 
4 bit manchester_adder
4 bit manchester_adder4 bit manchester_adder
4 bit manchester_adder
 
Parte2 clase04 adc dca
Parte2 clase04 adc dcaParte2 clase04 adc dca
Parte2 clase04 adc dca
 
200 m hz flash adc
200 m hz flash adc200 m hz flash adc
200 m hz flash adc
 
Interconnection mechanisms
Interconnection mechanismsInterconnection mechanisms
Interconnection mechanisms
 
IRJET- Comparison of Multiplier Design with Various Full Adders
IRJET- Comparison of Multiplier Design with Various Full AddersIRJET- Comparison of Multiplier Design with Various Full Adders
IRJET- Comparison of Multiplier Design with Various Full Adders
 
TINET_FRnOG_2008_public
TINET_FRnOG_2008_publicTINET_FRnOG_2008_public
TINET_FRnOG_2008_public
 
3BITFLASHADC
3BITFLASHADC3BITFLASHADC
3BITFLASHADC
 

Dernier

Artificial Intelligence: Facts and Myths
Artificial Intelligence: Facts and MythsArtificial Intelligence: Facts and Myths
Artificial Intelligence: Facts and Myths
Joaquim Jorge
 
Histor y of HAM Radio presentation slide
Histor y of HAM Radio presentation slideHistor y of HAM Radio presentation slide
Histor y of HAM Radio presentation slide
vu2urc
 
EIS-Webinar-Prompt-Knowledge-Eng-2024-04-08.pptx
EIS-Webinar-Prompt-Knowledge-Eng-2024-04-08.pptxEIS-Webinar-Prompt-Knowledge-Eng-2024-04-08.pptx
EIS-Webinar-Prompt-Knowledge-Eng-2024-04-08.pptx
Earley Information Science
 

Dernier (20)

08448380779 Call Girls In Civil Lines Women Seeking Men
08448380779 Call Girls In Civil Lines Women Seeking Men08448380779 Call Girls In Civil Lines Women Seeking Men
08448380779 Call Girls In Civil Lines Women Seeking Men
 
A Domino Admins Adventures (Engage 2024)
A Domino Admins Adventures (Engage 2024)A Domino Admins Adventures (Engage 2024)
A Domino Admins Adventures (Engage 2024)
 
Artificial Intelligence: Facts and Myths
Artificial Intelligence: Facts and MythsArtificial Intelligence: Facts and Myths
Artificial Intelligence: Facts and Myths
 
What Are The Drone Anti-jamming Systems Technology?
What Are The Drone Anti-jamming Systems Technology?What Are The Drone Anti-jamming Systems Technology?
What Are The Drone Anti-jamming Systems Technology?
 
Driving Behavioral Change for Information Management through Data-Driven Gree...
Driving Behavioral Change for Information Management through Data-Driven Gree...Driving Behavioral Change for Information Management through Data-Driven Gree...
Driving Behavioral Change for Information Management through Data-Driven Gree...
 
Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...
Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...
Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...
 
Raspberry Pi 5: Challenges and Solutions in Bringing up an OpenGL/Vulkan Driv...
Raspberry Pi 5: Challenges and Solutions in Bringing up an OpenGL/Vulkan Driv...Raspberry Pi 5: Challenges and Solutions in Bringing up an OpenGL/Vulkan Driv...
Raspberry Pi 5: Challenges and Solutions in Bringing up an OpenGL/Vulkan Driv...
 
Powerful Google developer tools for immediate impact! (2023-24 C)
Powerful Google developer tools for immediate impact! (2023-24 C)Powerful Google developer tools for immediate impact! (2023-24 C)
Powerful Google developer tools for immediate impact! (2023-24 C)
 
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
 
Boost Fertility New Invention Ups Success Rates.pdf
Boost Fertility New Invention Ups Success Rates.pdfBoost Fertility New Invention Ups Success Rates.pdf
Boost Fertility New Invention Ups Success Rates.pdf
 
From Event to Action: Accelerate Your Decision Making with Real-Time Automation
From Event to Action: Accelerate Your Decision Making with Real-Time AutomationFrom Event to Action: Accelerate Your Decision Making with Real-Time Automation
From Event to Action: Accelerate Your Decision Making with Real-Time Automation
 
The 7 Things I Know About Cyber Security After 25 Years | April 2024
The 7 Things I Know About Cyber Security After 25 Years | April 2024The 7 Things I Know About Cyber Security After 25 Years | April 2024
The 7 Things I Know About Cyber Security After 25 Years | April 2024
 
Histor y of HAM Radio presentation slide
Histor y of HAM Radio presentation slideHistor y of HAM Radio presentation slide
Histor y of HAM Radio presentation slide
 
08448380779 Call Girls In Greater Kailash - I Women Seeking Men
08448380779 Call Girls In Greater Kailash - I Women Seeking Men08448380779 Call Girls In Greater Kailash - I Women Seeking Men
08448380779 Call Girls In Greater Kailash - I Women Seeking Men
 
How to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected WorkerHow to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected Worker
 
Evaluating the top large language models.pdf
Evaluating the top large language models.pdfEvaluating the top large language models.pdf
Evaluating the top large language models.pdf
 
[2024]Digital Global Overview Report 2024 Meltwater.pdf
[2024]Digital Global Overview Report 2024 Meltwater.pdf[2024]Digital Global Overview Report 2024 Meltwater.pdf
[2024]Digital Global Overview Report 2024 Meltwater.pdf
 
Presentation on how to chat with PDF using ChatGPT code interpreter
Presentation on how to chat with PDF using ChatGPT code interpreterPresentation on how to chat with PDF using ChatGPT code interpreter
Presentation on how to chat with PDF using ChatGPT code interpreter
 
04-2024-HHUG-Sales-and-Marketing-Alignment.pptx
04-2024-HHUG-Sales-and-Marketing-Alignment.pptx04-2024-HHUG-Sales-and-Marketing-Alignment.pptx
04-2024-HHUG-Sales-and-Marketing-Alignment.pptx
 
EIS-Webinar-Prompt-Knowledge-Eng-2024-04-08.pptx
EIS-Webinar-Prompt-Knowledge-Eng-2024-04-08.pptxEIS-Webinar-Prompt-Knowledge-Eng-2024-04-08.pptx
EIS-Webinar-Prompt-Knowledge-Eng-2024-04-08.pptx
 

Cmos Arithmetic Circuits