SlideShare une entreprise Scribd logo
1  sur  9
Télécharger pour lire hors ligne
International Journal of Engineering Inventions
ISSN: 2278-7461, www.ijeijournal.com
Volume 1, Issue 5 (September2012) PP: 47-55


         Voltage Sag and Mitigation Using Algorithm for Dynamic
            Voltage Restorer by PQR Transformation Theory
                     Prof. Shivanagouda B. Patil1, Dr. Shekhappa. G. Ankaliki2
     1
   E & E Engineering Department, Hirasugar Institute of Technology, Nidasoshi-591 236, Karnataka, India.
 2
  E & E Engineering Department, SDM College of Engineering & Technology, Dharwad-580 002, Karnataka,
                                                 India.



Abstract––Voltage sag is one of the power quality issue and Dynamic Voltage Restorer (DVR) is used for mitigation of
voltage sag. Voltage sag is sudden reduction in voltage from nominal value, occurs in a short time which can cause
damage and loss of production in industrial sector. In this paper, focus is given only on DVR using an algorithm and the
related implementations to control static series compensators (SSCs). Directly sensed three-phase voltages are
transformed to p-q-r co-ordinates without time delay. The controlled variables in p-q-r co-ordinates has better steady state
and dynamic performance and then inversely transformed to the original a-b-c co-ordinates without time delay,
generating control signals to SSCs. The control algorithm is used in DVR system. The simulated results are verified and
mitigation of sag is presented in this paper.

Key words––Voltage Sag, Static Series Compensator (SSCs), PQR Transformation, Dynamic Voltage Restorer (DVR)

                                            I.          INTRODUCTION
           In many recent years, power quality disturbances become most issue which makes many researchers interested to
find the best solutions to solve it. There are various types of power quality disturbances in which voltage sag, voltage swell
and interruption. This paper introduces DVR and its operating principle for the sensitive loads. Simple control based SPWM
technique and „pqr‟ transformation theory [1] is used in algorithm to compensate voltage sags/swells. A scope of work is
DVR system will be simulated by using Matlab/Simulink tool box and results were presented. Due to the increasing of new
technology, a lot of devices had been created and developed for mitigation of voltage sag. Voltage sag is widely recognized
as one of the most important power quality disturbances [2]. Voltage sag is a short reduction in rms voltage from nominal
voltage, happened in a short duration, about 10ms to seconds. The IEC 61000-4-30 defines the voltage sag (dip) as a
temporary reduction of the voltage at a point of the electrical system below a threshold [3]. According to IEEE Standard
1159-1995, defines voltage sags as an rms variation with a magnitude between 10% and 90% of nominal voltage and
duration between 0.5cycles and one minute [4] & [5]. Voltage sag is happened at the adjacent feeder with unhealthy feeder.
This unhealthy feeder always caused by two factors which are short circuits due to faults in power system networks and
starting motor which draw very high lagging current. Both of these factors are the main factor creating voltage sag as power
quality problem in power system. Voltage sags are the most common power disturbance which certainly gives affecting
especially in industrial and large commercial customers such as the damage of the sensitivity equipments and loss of daily
productions and finances. An example of the sensitivity equipments are programmable logic controller (PLC), adjustable
speed drive (ASD) and chiller control. There are many ways in order to mitigate voltage sag problem. One of them is
minimizing short circuits caused by utility directly which can be done such as with avoid feeder or cable overloading by
correct configuration. The control of the compensation voltages in DVR based on dqo algorithm is discussed in [6]. DVR
is a power electronic controller that can protect sensitive loads from disturbances in supply system. Dynamic voltage
restorers (DVR) can provide the most commercial solution to mitigation voltage sag by injecting voltage as well as power
into the system. The mitigation capability of these devices is mainly influenced by the maximum load; power factor and
maximum voltage dip to be compensated [7]. In [12-17] Voltage Sag Mitigation Using Dynamic Voltage Restorer System
are discussed under fault condition and dynamic conditions.

                                             II.          DVR SYSTEM
           Dynamic voltage restorer (DVR) is a series compensator which is able to protect a sensitive load from the
distortion in the supply side during fault or overloaded in power system. The basic principle of a series compensator is
simple, by inserting a voltage of required magnitude and frequency, the series compensator can restore the load side voltage
to the desired amplitude and waveform even when the source voltage is unbalanced or distorted [8]. This DVR device
employs gate turn off thyristor (GTO) solid state power electronic switches in a pulse width modulated (PWM) inverter
structure. The DVR can generate or absorb independently controllable real and reactive power at the load side. The DVR
also is made of a solid state dc to ac switching power converter that injects a set of three phase ac output voltages in series
and synchronism with the distribution feeder voltages [8]. The amplitude and phase angle of the injected voltages are
variable thereby allowing control of the real and reactive power exchange between the DVR and the distribution system [8].
The dc input terminal of a DVR is connected to an energy source or an energy storage device of appropriate capacity. The
reactive power exchange between the DVR and the distribution system is internally generated by the DVR without ac

                                                                                                                           47
Voltage Sag and Mitigation Using Algorithm for Dynamic Voltage Restorer…

passive reactive components. The real power exchanged at the DVR output ac terminals is provided by the DVR input dc
terminal by an external energy source or energy storage system. DVR structure comprises rectifier, inverter, filter and
coupling transformer shown in Fig.1. Besides, pulse width modulated (PWM) technique is using to control variable voltage.
Filter is using for elimination harmonic generated from high switching frequency in PWM technique. In power system
network, DVR system is connected in series with the distribution feeder that supplies a sensitive load shown in Fig. 2. There
are two main factors relating to the capability and performance of DVR working against voltage sags in a certain power
system: the sag severity level and the Total Harmonic Distortion (THD). Both of these in turn are mainly decided by the DC
source [9]




                                                     Fig. 1 DVR Structure




                                             Fig. 2 DVR System in Power System

The Principle Operation of DVR System
            In normal situation without short circuit in power system, a capacitor between rectifier and inverter (Fig. 1) will be
charging. When voltage sag happened, this capacitor will discharge to maintain load voltage supply. Nominal voltage will be
compared with voltage sag in order to get a difference voltage that will be injected by DVR system to maintain load voltage
supply. PWM technique is using to control this variable voltage. In order to maintain load voltage supply, reactive power
must be injected by DVR system. Practically, the capability of injection voltage by DVR system is 50% of nominal voltage.
It is sufficient for mitigation voltage sag because from statistic shown that many voltage sag cases in power system involving
less than 0.5 p.u. voltage drop.

Mathematical Model for Voltage Sag Calculation
         In this principle the assumption is that the fault current is larger than the load current. The point of common
coupling is the point from which both fault and load are fed. Upon the occurrence of the fault which may be a line-line
ground fault, a short circuit current flow which leads to reduction in the voltage magnitude at the point of common coupling
(PCC) shown in Fig. 3. This voltage sag may be unbalanced and may be accompanied with a phase jump.




                                               Fig. 3 Calculation for voltage sag

                                                                                                                              48
Voltage Sag and Mitigation Using Algorithm for Dynamic Voltage Restorer…

           E
IF                                                                                                                           (1)
        Zs  ZF
Vsag  I F Z F                                                                                                                (2)

             X             X  XF 
   tan 1  F   tan 1  S                                                                                              (3)
              RF           RS  RF 
Where
Z S  RS  jX S , is the source impedance, Z F  RF  jX F , is the impedance between the PCC and the fault, and
E  1 p.u is the source voltage. The missing voltage which is the voltage difference between pre-sag condition and sagged
(faulted) condition which is given by equation (4) and vectorial representation is shown in Fig. 4.

Vmis sin g  V presag  Vsag                                                                                                   (4)




                                         Fig. 4 Vector Diagram Showing Voltage Sag

The missing voltage has to be provided by sag compensating device like Dynamic Voltage Restorer (DVR) which is injected
in series with the supply voltages to bring the voltages to pre-sag condition.
.
                                     III.           PROPOSED APPROACH
          The objective of this paper is to implement DVR in series with a sensitive load. It is a series compensating device
which injects a set of controllable three-phase AC output voltages, in series and synchronism with the distribution feeder
voltages. The DVR employs solid state switching devices in a pulse width modulated inverter (PWMI), the magnitude and
phase angle of the injecting voltages can be controlled independently. In this work directly sensed three phase voltages are
transformed to p-q-r co-ordinates without time delay [1]. The controlled variables p-q-r co-ordinates have better steady state
and dynamic performance. Later these are inversely transformed to the original a-b-c co-ordinates without time delay. It
must able to respond quickly and experience no voltage sags to the end users of sensitive equipment shown in Fig. 3.

                         IV.            BASIC CONTROL STRATEGIES OF DVR
           The type of the control strategy mainly depends upon the type of the sensitive or critical load, i.e. it depends on the
sensitivity of the load to changes in magnitude, phase shift and wave shape of the voltage wave form. The control techniques
adopted should consider the limitations of the DVR like voltage injection capability and energy limit. Voltage sag
compensation can be done by DVR using real and reactive power transfer. Reactive power solely will not meet the
requirements of dynamic compensation of disturbances that require real power transfer.
The three basic control strategies are,
  a)       Pre-sag Compensation
  b)       In-phase Compensation
  c)       Energy Optimal Compensation

a) Pre-sag Compensation
          In this technique, the DVR compensates for the difference between the sagged and the presag voltages by restoring
the instantaneous voltages to the same phase and magnitude as the nominal pre-sag voltages. In this method, in case there is
sag associated with phase shift, full phase compensation is provided so that the load is undisturbed as far as the phase angle
and magnitude are concerned. But there is no control of energy injected into the line and often exhausts the rating of the
DVR. The vector diagram for pre-sag compensation is shown in Fig. 5.




                                                                                                                              49
Voltage Sag and Mitigation Using Algorithm for Dynamic Voltage Restorer…




                                     Fig. 5 Vector Diagram of Pre-sag Compensation

b) In-phase Compensation
         In this method, the restored voltages are in-phase with the depressed source side voltages regardless of load current
and presag voltages, thus minimizing the magnitude of the injected voltage. Fig.4 shows phase compensation is not provided
but has got better performance in compensating a broader range of voltage sags. The vector diagram for inphase
compensation is shown in Fig. 6.




                                   Fig. 6 Vector Diagram for Inphase Compensation
c) Energy Optimal Compensation
         Voltages are injected at an angle that will minimize the use of real power since voltage restoration is the only
requirement. That means the DVR voltage is injected perpendicular to the load current but the current will change the phase
according to the new voltage applied to it and energy will be drawn from DVR. The vector diagram for optimal
compensation is shown in Fig.7.




                                     Fig. 7 Vector Diagram for Optimal Compensation

                  V.           COMPUTATION OF COMPENSATING VOLTAGES
          There are many methods to calculate the compensating reference voltage waveforms for dynamic voltage restorers.
One of those methods is “PQR power theory”. An effective algorithm based on “PQR power theory” is used to calculate
reference compensating voltages. In this algorithm, the directly sensed three phase voltages are converted into p-q-r
coordinates instantaneously without any time delay. Then the reference voltages in p-q-r domain have simple forms - DC

                                                                                                                          50
Voltage Sag and Mitigation Using Algorithm for Dynamic Voltage Restorer…

values. The controller in p-q-r domain is very simple and clear, has better dynamic and steady state performance than
conventional controllers. The algorithm based on PQR power theory is used to get the reference compensation voltages in p-
q-r domain and transformed back to 0  domain to drive the space vector modulator to generate the firing signals for
inverter.

PQR Transformation Theory
The 3-phase voltages of three-phase a-b-c coordinates can be transformed to   o     coordinates as given below,

                1    1    1 
                2     2    2 V
Vo                         a                                                                                       (5)
            2    1    1    V 
V         3
                1
                    2
                      
                         2    b 
V                         Vc 
                                
   
               0 3  3 
               
                  2      2 

If sinusoidal balanced voltagesvaREF , vbREF and vcREF are selected for the reference waves in the a-b-c coordinates,
the reference waves in   o     coordinates can be
                                                       calculated and shown below,

                             1   1 
                          1        vaREF 
            v REF   2         2 
                                      vbREF 
                              2                                                                                        (6)
  V REF             
            v REF   3          3       
                                   vcREF 
                              3
                        0                  
                            2    2 
                                     v
Since the reference waves vaREF , bREF and        vcREF    are sinusoidal balanced, the 0-axis component voltage   voREF
does not exist and the reference wave v REF  v  REF become sinusoidal and orthogonal on the             plane.

Using the reference waves v REF v  REF in the o                coordinates in a mapping matrix, the voltages
ino         coordinates can be transformed to p-q-r coordinates as given by (2).

              v REF        v REF 
          0                         
               v REF       v REF 
  vp                                 vo 
             v REF       v REF                                                                                  (7)
  vq    0  v                      v 
 v             REF      v REF   
  r                                 v 
          1      0             0 
                                    
                                    
Where

  v REF  v REF 2  v REF 2                                                                                        (8)

Combining (5) and (7) the voltages in a-b-c coordinates can be transformed to p-q-r coordinates as shown below,
Where     C  C1C2
                1    1    1          
                2     2    2         
                                      Va                                                                         (9)
  C1 
              2
                1
                    1
                      
                         1             V 
              3    2    2             b 
                                      Vc 
                                           
               0 3       3          
               
                  2      2           
                                      




                                                                                                                         51
Voltage Sag and Mitigation Using Algorithm for Dynamic Voltage Restorer…

                    v REF         v REF 
          0                                   
                   v REF         v REF 
                                                                                                                             (10)
                     v              v REF 
  C2   0          REF                      
                     v REF       v REF 
                                              
          1            0               0      
                                              
                                              
From p-q-r domain to a-b-c domain can be achieved by taking inverse of C,
   va                             vp    
                                        
                    C 
                              1                                                                                             (11)
   vb                            vq    
  v                              v      
   c                              r     

Where C 1  (C1C2 ) 1      C2 1C11

                  1                     
                           1         0  
                  2                                                                                                        (12)
                2 1          1        3 
 C11                                 
                3 2          2       2 
                  1          1         3
                 
                                      
                  2          2        2 
                                         

                                                         
                                                         
                       0                    0           1
                                          v REF         
                   v REF
 C2 1                                                0                                                                   (13)
                  v REF                 v REF        
                                                         
                   v REF                v REF          
                                                        0
                  v REF                v REF         

PQR Transformation




                                       Fig. 8 Physical Meaning of PQR Transformation




When three-phase voltages are sinusoidal and balanced, the locus of the sensed voltage space vector        VSEN   is a circle on the
       plane. If the three-phase voltages are in-phase with the three-phase reference waves, the sensed voltage space

vector   VSEN   becomes aligned with the reference wave space vector VREF . In this case   vq   and   vr   do not exist while   vp
comprises only a dc component that is equal to | VSEN |. This condition will be a target for the voltage sag compensation by a
DVR.




                                                                                                                                52
Voltage Sag and Mitigation Using Algorithm for Dynamic Voltage Restorer…

DVR Model Description
          The block diagram of overall control flow is shown in Fig. 9. Here open loop feed forward control technique is
adopted. Upon the occurrence of sag, there is a reduction in the phase voltages on the downstream of the DVR. The data is
acquired by data acquisition system and detected. The speed with which the sag is detected depends upon the sensors and sag
detection algorithms. Then the three phase voltages are processed using PQR algorithm. The reference compensating
voltages are generated in PQR domain and transformed back to alpha-beta domain. The alpha and beta axis reference
voltages are given as inputs to drive the space vector modulator. The generated firing pulses are used to fire the switches of
the voltage Source Inverter (VSI). The topology of the VSI used is conventional 2-level, three-leg inverter and three-level
(multi-level configuration) diode clamped inverter. Depending upon the topology of the inverter, the number of firing pulses
may be 6/12.




                                       Fig. 9 Simulation Model of Dynamic Voltage

                                    VI.           SIMULATION RESULTS
          The simulation results carried out using Matlab/Simulink tool box for conventional two-level inverter using space
vector modulation scheme is presented.
The data used for simulation is,
Vsa = 230  0  ; Vsb = 230  -120  ; Vsc = 230  120  ; Vab= 350 V
The three phase output voltages generated by the VSI can be controlled both in magnitude and phase individually. Finally
the 3-phase voltages are filtered out by a low pass filter before injecting into the line via booster transformer. All the
simulations are carried out using MATLAB/SIMULINK tool box. The phase and line voltages in conventional two-level
inverter are shown in Fig.10. The sag compensation by DVR for double line to ground fault is shown in Fig.11. There is
voltage sag in phase „b‟ and phase „c‟. The DVR provides full magnitude and phase compensation instantaneously.



                                                                                                                          53
Voltage Sag and Mitigation Using Algorithm for Dynamic Voltage Restorer…




                          Fig. 10 Phase and Line Voltages in Conventional Two Level Inverter




                                 Fig.11 Compensation of Sag by DVR for Phase b and c.

                                         VII.           CONCLUSION
           In this paper, a complete simulated DVR system has been developed by using MATLAB/SIMULINK tool box.
The proposed scheme for DVR uses the PQR algorithm to generate the reference compensation voltages without time delay
applied to space vector modulator to drive the conventional two-level topology which generates the required compensation
voltages. It is shown that the simulated DVR developed, works successfully without lacks in its performance when applied to
a simulated power system network. By introducing DVR in the power network, it can help to improve power quality. It is
important to have a good delivery power quality in electrical power systems especially to the critical areas, such as in the
industrial sectors, in order to ensure the smoothness of the daily operations.

                                                   REFERENCES
 1.      Hyosung Kim, Frede Blaabjerg, Biritte Bak-Jensen, Jacho Choi, “Instantaneous        Power Compensation in Three
         Phase Systems by Using P-Q-R Theory” IEEE      Journal 2001, PP 478-485.


                                                                                                                        54
Voltage Sag and Mitigation Using Algorithm for Dynamic Voltage Restorer…

2.    M. F. Faisal, “Power Quality Management Program: TNB‟s Experience,” Distribution Engineering Department,
      TNB, 2005.
3.    A. Felce, G. Matas, Y. D. Silva, “Voltage Sag Analysis and Solution for an Industrial Plant with Embedded
      Induction Motors” Inelectra S.A.C.A. Caracas, Venezuela, 2004.
4.    Pirjo Heine, Matti Lehtonen, “Voltage Sag Distributions Caused by Power System Faults” IEEE Transactions on
      Power Systems, Vol. 18, No. 4, November 2003.
5.    Shairul Wizmar Wahab and Alias Mohd Yusof, “Voltage Sag and Mitigation Using Dynamic Voltage Restorer
      (DVR) System” Elektrika Vol. 8, No. 2, 2006, PP 32-37.
6.    Rosli Omar, Nasrudin ABD Rahim, Marizan Suleman “Modeling and Simulation for Voltage Sags /Swells
      Metigation using DVR” Journal of Theoretical and Applied Information Technology © 2005 - 2009 JATIT, PP
      464-470
7.    H. P. Tiwari and Sunilkumar Gupta, “Dynamic voltage Restorer Based on load condition” International Journal of
      Innovation, Management and Technology. Vol.1, No.1 April-2010
8.    A. Ghosh and G. Ledwich, “Power Quality Enhancement Using Custom Power Devices” Kluwer Academic
      Publishers, 2002.
9.    P. T. Nguyen and T. K. Saha “DVR against Balanced and Unbalanced Voltage Sags: Modeling and Simulation,”
      IEEE-School of Information Technology and Electrical Engineering, University of Queesland, Australia, 2004.
10.   P. S. Bimbhra “Generalized Theory of Electrical Machines” Third Edition Khanna Publishers Delhi.
11.   Pirjo Heine, Matti Lehtonen, “Voltage Sag Distributions Caused by Power System Faults,” IEEE Transactions on
      Power Systems, Vol. 18, No. 4, November 2003.
12.   Chris Fitzer, Mike Barnes, and Peter Green, “Voltage Sag Detection for a Dynamic Voltage Restorer” IEEE
      Transactions on Industry Applications, Vol. 40, No.1, February 2004.
13.   P. Boonchiam, N. Mithulananthan, “Understanding of Dynamic Voltage Restorers through MATLAB Simulation,”
      Thammasat Int. J. Sc. Tech., 11(3), 2006, PP 1-6.
14.   Omar, R., Rahim, N., and Sulaiman, M., “Modeling and Simulation for Voltage Sags/Swells Mitigation Using
      Dynamic Voltage Restorer”, Journal of Theoretical and Applied Information Technology, 2009, PP 464-470.
15.   S. Deepa and Dr. S. Rajapandian “Voltage Sag Mitigation Using Dynamic Voltage Restorer System” International
      Journal of Computer and Electrical Engineering, Vol. 2, No. 5, October, 2010, PP 1793-8163
16.   H. P. Tiwari and Sunil Kumar Gupta, “Dynamic Voltage Restorer against Voltage Sag” International Journal of
      Innovation, Management and Technology, Vol. 1, No. 3, August 2010
17.   Mahmoud A. El-Gammal, Amr Y. Abou-Ghazala, and Tarek I. El-Shennawy, “Dynamic Voltage Restorer (DVR)
      for Voltage Sag Mitigation” International Journal on Electrical Engineering and Informatics ‐ Volume 3, Number
      1, 2011




                                                                                                                 55

Contenu connexe

Tendances

Compensation of Balanced and Unbalanced Voltage Disturbance using SRF Control...
Compensation of Balanced and Unbalanced Voltage Disturbance using SRF Control...Compensation of Balanced and Unbalanced Voltage Disturbance using SRF Control...
Compensation of Balanced and Unbalanced Voltage Disturbance using SRF Control...IRJET Journal
 
A Versatile Control Scheme For Dynamic Voltage Restorer To Limit Downstream F...
A Versatile Control Scheme For Dynamic Voltage Restorer To Limit Downstream F...A Versatile Control Scheme For Dynamic Voltage Restorer To Limit Downstream F...
A Versatile Control Scheme For Dynamic Voltage Restorer To Limit Downstream F...IJERA Editor
 
IRJET- Mollification Parameter Control by Dynamic Voltage Restorer (DVR)
IRJET-  	  Mollification Parameter Control by Dynamic Voltage Restorer (DVR)IRJET-  	  Mollification Parameter Control by Dynamic Voltage Restorer (DVR)
IRJET- Mollification Parameter Control by Dynamic Voltage Restorer (DVR)IRJET Journal
 
DESIGN OF A PROGRAMMABLE LOW POWER LOW DROP-OUT REGULATOR
DESIGN OF A PROGRAMMABLE LOW POWER LOW DROP-OUT REGULATORDESIGN OF A PROGRAMMABLE LOW POWER LOW DROP-OUT REGULATOR
DESIGN OF A PROGRAMMABLE LOW POWER LOW DROP-OUT REGULATORVLSICS Design
 
IRJET- Comparison of Power Dissipation in Inverter using SVL Techniques
IRJET- Comparison of Power Dissipation in Inverter using SVL TechniquesIRJET- Comparison of Power Dissipation in Inverter using SVL Techniques
IRJET- Comparison of Power Dissipation in Inverter using SVL TechniquesIRJET Journal
 
During Damping of Low Frequency Oscillations in Power Systems with Fuzzy UPFC...
During Damping of Low Frequency Oscillations in Power Systems with Fuzzy UPFC...During Damping of Low Frequency Oscillations in Power Systems with Fuzzy UPFC...
During Damping of Low Frequency Oscillations in Power Systems with Fuzzy UPFC...IJMER
 
11 12 sep17 18aug 8416 9975-1-ed (edit)
11 12 sep17 18aug 8416 9975-1-ed (edit)11 12 sep17 18aug 8416 9975-1-ed (edit)
11 12 sep17 18aug 8416 9975-1-ed (edit)IAESIJEECS
 
Mosfet power losses
Mosfet power lossesMosfet power losses
Mosfet power lossespauloferetti
 
An Adaptive Zero Voltage Mechanism for Boost Converter
An Adaptive Zero Voltage Mechanism for Boost ConverterAn Adaptive Zero Voltage Mechanism for Boost Converter
An Adaptive Zero Voltage Mechanism for Boost ConverterIOSR Journals
 
International Refereed Journal of Engineering and Science (IRJES)
International Refereed Journal of Engineering and Science (IRJES)International Refereed Journal of Engineering and Science (IRJES)
International Refereed Journal of Engineering and Science (IRJES)irjes
 
Thd minimization of modular multilevel converter with unequal dc values
Thd minimization of modular multilevel converter with unequal dc valuesThd minimization of modular multilevel converter with unequal dc values
Thd minimization of modular multilevel converter with unequal dc valuesGhazal Falahi
 
Fuzzy Logic Controller Based ZVT-ZCT PWM Boost Converter Using Renewable Ener...
Fuzzy Logic Controller Based ZVT-ZCT PWM Boost Converter Using Renewable Ener...Fuzzy Logic Controller Based ZVT-ZCT PWM Boost Converter Using Renewable Ener...
Fuzzy Logic Controller Based ZVT-ZCT PWM Boost Converter Using Renewable Ener...IOSR Journals
 
The Analysis of Dead Time on Switching Loss in High and Low Side MOSFETs of Z...
The Analysis of Dead Time on Switching Loss in High and Low Side MOSFETs of Z...The Analysis of Dead Time on Switching Loss in High and Low Side MOSFETs of Z...
The Analysis of Dead Time on Switching Loss in High and Low Side MOSFETs of Z...IDES Editor
 
BP_2010_05_High Eff Low Profile ACDC Power_SMappus May 2010_Edit SM
BP_2010_05_High Eff Low Profile ACDC Power_SMappus May 2010_Edit SMBP_2010_05_High Eff Low Profile ACDC Power_SMappus May 2010_Edit SM
BP_2010_05_High Eff Low Profile ACDC Power_SMappus May 2010_Edit SMSteve Mappus
 
Design consideration of an mmc hvdc system based on 4500 v:4000a emitter turn...
Design consideration of an mmc hvdc system based on 4500 v:4000a emitter turn...Design consideration of an mmc hvdc system based on 4500 v:4000a emitter turn...
Design consideration of an mmc hvdc system based on 4500 v:4000a emitter turn...Ghazal Falahi
 

Tendances (19)

Cz36611614
Cz36611614Cz36611614
Cz36611614
 
Compensation of Balanced and Unbalanced Voltage Disturbance using SRF Control...
Compensation of Balanced and Unbalanced Voltage Disturbance using SRF Control...Compensation of Balanced and Unbalanced Voltage Disturbance using SRF Control...
Compensation of Balanced and Unbalanced Voltage Disturbance using SRF Control...
 
A Versatile Control Scheme For Dynamic Voltage Restorer To Limit Downstream F...
A Versatile Control Scheme For Dynamic Voltage Restorer To Limit Downstream F...A Versatile Control Scheme For Dynamic Voltage Restorer To Limit Downstream F...
A Versatile Control Scheme For Dynamic Voltage Restorer To Limit Downstream F...
 
IRJET- Mollification Parameter Control by Dynamic Voltage Restorer (DVR)
IRJET-  	  Mollification Parameter Control by Dynamic Voltage Restorer (DVR)IRJET-  	  Mollification Parameter Control by Dynamic Voltage Restorer (DVR)
IRJET- Mollification Parameter Control by Dynamic Voltage Restorer (DVR)
 
DESIGN OF A PROGRAMMABLE LOW POWER LOW DROP-OUT REGULATOR
DESIGN OF A PROGRAMMABLE LOW POWER LOW DROP-OUT REGULATORDESIGN OF A PROGRAMMABLE LOW POWER LOW DROP-OUT REGULATOR
DESIGN OF A PROGRAMMABLE LOW POWER LOW DROP-OUT REGULATOR
 
IRJET- Comparison of Power Dissipation in Inverter using SVL Techniques
IRJET- Comparison of Power Dissipation in Inverter using SVL TechniquesIRJET- Comparison of Power Dissipation in Inverter using SVL Techniques
IRJET- Comparison of Power Dissipation in Inverter using SVL Techniques
 
During Damping of Low Frequency Oscillations in Power Systems with Fuzzy UPFC...
During Damping of Low Frequency Oscillations in Power Systems with Fuzzy UPFC...During Damping of Low Frequency Oscillations in Power Systems with Fuzzy UPFC...
During Damping of Low Frequency Oscillations in Power Systems with Fuzzy UPFC...
 
11 12 sep17 18aug 8416 9975-1-ed (edit)
11 12 sep17 18aug 8416 9975-1-ed (edit)11 12 sep17 18aug 8416 9975-1-ed (edit)
11 12 sep17 18aug 8416 9975-1-ed (edit)
 
Az25308314
Az25308314Az25308314
Az25308314
 
Mosfet power losses
Mosfet power lossesMosfet power losses
Mosfet power losses
 
An Adaptive Zero Voltage Mechanism for Boost Converter
An Adaptive Zero Voltage Mechanism for Boost ConverterAn Adaptive Zero Voltage Mechanism for Boost Converter
An Adaptive Zero Voltage Mechanism for Boost Converter
 
Bc4102392396
Bc4102392396Bc4102392396
Bc4102392396
 
International Refereed Journal of Engineering and Science (IRJES)
International Refereed Journal of Engineering and Science (IRJES)International Refereed Journal of Engineering and Science (IRJES)
International Refereed Journal of Engineering and Science (IRJES)
 
Thd minimization of modular multilevel converter with unequal dc values
Thd minimization of modular multilevel converter with unequal dc valuesThd minimization of modular multilevel converter with unequal dc values
Thd minimization of modular multilevel converter with unequal dc values
 
Fuzzy Logic Controller Based ZVT-ZCT PWM Boost Converter Using Renewable Ener...
Fuzzy Logic Controller Based ZVT-ZCT PWM Boost Converter Using Renewable Ener...Fuzzy Logic Controller Based ZVT-ZCT PWM Boost Converter Using Renewable Ener...
Fuzzy Logic Controller Based ZVT-ZCT PWM Boost Converter Using Renewable Ener...
 
The Analysis of Dead Time on Switching Loss in High and Low Side MOSFETs of Z...
The Analysis of Dead Time on Switching Loss in High and Low Side MOSFETs of Z...The Analysis of Dead Time on Switching Loss in High and Low Side MOSFETs of Z...
The Analysis of Dead Time on Switching Loss in High and Low Side MOSFETs of Z...
 
BP_2010_05_High Eff Low Profile ACDC Power_SMappus May 2010_Edit SM
BP_2010_05_High Eff Low Profile ACDC Power_SMappus May 2010_Edit SMBP_2010_05_High Eff Low Profile ACDC Power_SMappus May 2010_Edit SM
BP_2010_05_High Eff Low Profile ACDC Power_SMappus May 2010_Edit SM
 
Design consideration of an mmc hvdc system based on 4500 v:4000a emitter turn...
Design consideration of an mmc hvdc system based on 4500 v:4000a emitter turn...Design consideration of an mmc hvdc system based on 4500 v:4000a emitter turn...
Design consideration of an mmc hvdc system based on 4500 v:4000a emitter turn...
 
Ib2615731577
Ib2615731577Ib2615731577
Ib2615731577
 

En vedette (8)

call for papers, research paper publishing, where to publish research paper, ...
call for papers, research paper publishing, where to publish research paper, ...call for papers, research paper publishing, where to publish research paper, ...
call for papers, research paper publishing, where to publish research paper, ...
 
International Journal of Engineering Inventions (IJEI)
International Journal of Engineering Inventions (IJEI)International Journal of Engineering Inventions (IJEI)
International Journal of Engineering Inventions (IJEI)
 
call for papers, research paper publishing, where to publish research paper, ...
call for papers, research paper publishing, where to publish research paper, ...call for papers, research paper publishing, where to publish research paper, ...
call for papers, research paper publishing, where to publish research paper, ...
 
Take Control of Your Website for PR Pros! PRSA Southeast District Conference
Take Control of Your Website for PR Pros! PRSA Southeast District ConferenceTake Control of Your Website for PR Pros! PRSA Southeast District Conference
Take Control of Your Website for PR Pros! PRSA Southeast District Conference
 
Material Segurudad Social Y Reforma Compendio 2
Material Segurudad Social Y Reforma Compendio 2Material Segurudad Social Y Reforma Compendio 2
Material Segurudad Social Y Reforma Compendio 2
 
International Journal of Engineering Inventions (IJEI), www.ijeijournal.com,c...
International Journal of Engineering Inventions (IJEI), www.ijeijournal.com,c...International Journal of Engineering Inventions (IJEI), www.ijeijournal.com,c...
International Journal of Engineering Inventions (IJEI), www.ijeijournal.com,c...
 
call for papers, research paper publishing, where to publish research paper, ...
call for papers, research paper publishing, where to publish research paper, ...call for papers, research paper publishing, where to publish research paper, ...
call for papers, research paper publishing, where to publish research paper, ...
 
Top Seller
Top SellerTop Seller
Top Seller
 

Similaire à call for papers, research paper publishing, where to publish research paper, journal publishing, how to publish research paper, Call For research paper, international journal, publishing a paper, IJEI, call for papers 2012,journal of science and technolog

IMPLEMENTATION OF FUZZY CONTROLLED PHOTO VOLTAIC FED DYNAMIC VOLTAGE RESTORER...
IMPLEMENTATION OF FUZZY CONTROLLED PHOTO VOLTAIC FED DYNAMIC VOLTAGE RESTORER...IMPLEMENTATION OF FUZZY CONTROLLED PHOTO VOLTAIC FED DYNAMIC VOLTAGE RESTORER...
IMPLEMENTATION OF FUZZY CONTROLLED PHOTO VOLTAIC FED DYNAMIC VOLTAGE RESTORER...Wireilla
 
Implementation of Fuzzy Controlled Photo Voltaic Fed Dynamic Voltage Restorer...
Implementation of Fuzzy Controlled Photo Voltaic Fed Dynamic Voltage Restorer...Implementation of Fuzzy Controlled Photo Voltaic Fed Dynamic Voltage Restorer...
Implementation of Fuzzy Controlled Photo Voltaic Fed Dynamic Voltage Restorer...ijfls
 
Mitigation of Voltage Sag/Swell with Fuzzy Control Reduced Rating DVR
Mitigation of Voltage Sag/Swell with Fuzzy Control Reduced Rating DVRMitigation of Voltage Sag/Swell with Fuzzy Control Reduced Rating DVR
Mitigation of Voltage Sag/Swell with Fuzzy Control Reduced Rating DVRIJERD Editor
 
Contemporary Control of DG Integrated DVR for Sag, Swell and Harmonic Mitigat...
Contemporary Control of DG Integrated DVR for Sag, Swell and Harmonic Mitigat...Contemporary Control of DG Integrated DVR for Sag, Swell and Harmonic Mitigat...
Contemporary Control of DG Integrated DVR for Sag, Swell and Harmonic Mitigat...IJECEIAES
 
To Diminish the Voltage Sag Replaced DVR with Generalized Modulation Strategy...
To Diminish the Voltage Sag Replaced DVR with Generalized Modulation Strategy...To Diminish the Voltage Sag Replaced DVR with Generalized Modulation Strategy...
To Diminish the Voltage Sag Replaced DVR with Generalized Modulation Strategy...IRJET Journal
 
DESIGN AND SIMULATION OF DYNAMIC VOLTAGE RESTORER (DVR)
DESIGN AND SIMULATION OF DYNAMIC VOLTAGE RESTORER (DVR)DESIGN AND SIMULATION OF DYNAMIC VOLTAGE RESTORER (DVR)
DESIGN AND SIMULATION OF DYNAMIC VOLTAGE RESTORER (DVR)Journal For Research
 
Analysis of Total Harmonic Distortion (THD) Level of Distribution Network Usi...
Analysis of Total Harmonic Distortion (THD) Level of Distribution Network Usi...Analysis of Total Harmonic Distortion (THD) Level of Distribution Network Usi...
Analysis of Total Harmonic Distortion (THD) Level of Distribution Network Usi...IJERA Editor
 
Voltage Sag and Swell Identification Using FFT Analysis and Mitigation with DVR
Voltage Sag and Swell Identification Using FFT Analysis and Mitigation with DVRVoltage Sag and Swell Identification Using FFT Analysis and Mitigation with DVR
Voltage Sag and Swell Identification Using FFT Analysis and Mitigation with DVRIOSRJEEE
 
Iaetsd minimization of voltage sags and swells using dvr
Iaetsd minimization of voltage sags and swells using dvrIaetsd minimization of voltage sags and swells using dvr
Iaetsd minimization of voltage sags and swells using dvrIaetsd Iaetsd
 
A Fuzzy Logic controller based Multifunctional Dynamic Voltage restorer in Di...
A Fuzzy Logic controller based Multifunctional Dynamic Voltage restorer in Di...A Fuzzy Logic controller based Multifunctional Dynamic Voltage restorer in Di...
A Fuzzy Logic controller based Multifunctional Dynamic Voltage restorer in Di...IOSR Journals
 
International Journal of Engineering Research and Development
International Journal of Engineering Research and DevelopmentInternational Journal of Engineering Research and Development
International Journal of Engineering Research and DevelopmentIJERD Editor
 
The International Journal of Engineering and Science (The IJES)
The International Journal of Engineering and Science (The IJES)The International Journal of Engineering and Science (The IJES)
The International Journal of Engineering and Science (The IJES)theijes
 
Modeling and simulation of dynamic voltage restorer for voltage sag mitigatio...
Modeling and simulation of dynamic voltage restorer for voltage sag mitigatio...Modeling and simulation of dynamic voltage restorer for voltage sag mitigatio...
Modeling and simulation of dynamic voltage restorer for voltage sag mitigatio...IJRRR
 
Simulation and Comparison of DVR and DSTATCOM Used for voltage sag mitigation...
Simulation and Comparison of DVR and DSTATCOM Used for voltage sag mitigation...Simulation and Comparison of DVR and DSTATCOM Used for voltage sag mitigation...
Simulation and Comparison of DVR and DSTATCOM Used for voltage sag mitigation...paperpublications3
 
Voltage dip mitigation in distribution system by using d statcom
Voltage dip mitigation in distribution system by using d statcomVoltage dip mitigation in distribution system by using d statcom
Voltage dip mitigation in distribution system by using d statcomAlexander Decker
 

Similaire à call for papers, research paper publishing, where to publish research paper, journal publishing, how to publish research paper, Call For research paper, international journal, publishing a paper, IJEI, call for papers 2012,journal of science and technolog (20)

Ke2517881796
Ke2517881796Ke2517881796
Ke2517881796
 
IMPLEMENTATION OF FUZZY CONTROLLED PHOTO VOLTAIC FED DYNAMIC VOLTAGE RESTORER...
IMPLEMENTATION OF FUZZY CONTROLLED PHOTO VOLTAIC FED DYNAMIC VOLTAGE RESTORER...IMPLEMENTATION OF FUZZY CONTROLLED PHOTO VOLTAIC FED DYNAMIC VOLTAGE RESTORER...
IMPLEMENTATION OF FUZZY CONTROLLED PHOTO VOLTAIC FED DYNAMIC VOLTAGE RESTORER...
 
Implementation of Fuzzy Controlled Photo Voltaic Fed Dynamic Voltage Restorer...
Implementation of Fuzzy Controlled Photo Voltaic Fed Dynamic Voltage Restorer...Implementation of Fuzzy Controlled Photo Voltaic Fed Dynamic Voltage Restorer...
Implementation of Fuzzy Controlled Photo Voltaic Fed Dynamic Voltage Restorer...
 
Mitigation of Voltage Sag/Swell with Fuzzy Control Reduced Rating DVR
Mitigation of Voltage Sag/Swell with Fuzzy Control Reduced Rating DVRMitigation of Voltage Sag/Swell with Fuzzy Control Reduced Rating DVR
Mitigation of Voltage Sag/Swell with Fuzzy Control Reduced Rating DVR
 
Contemporary Control of DG Integrated DVR for Sag, Swell and Harmonic Mitigat...
Contemporary Control of DG Integrated DVR for Sag, Swell and Harmonic Mitigat...Contemporary Control of DG Integrated DVR for Sag, Swell and Harmonic Mitigat...
Contemporary Control of DG Integrated DVR for Sag, Swell and Harmonic Mitigat...
 
To Diminish the Voltage Sag Replaced DVR with Generalized Modulation Strategy...
To Diminish the Voltage Sag Replaced DVR with Generalized Modulation Strategy...To Diminish the Voltage Sag Replaced DVR with Generalized Modulation Strategy...
To Diminish the Voltage Sag Replaced DVR with Generalized Modulation Strategy...
 
F01233345
F01233345F01233345
F01233345
 
DESIGN AND SIMULATION OF DYNAMIC VOLTAGE RESTORER (DVR)
DESIGN AND SIMULATION OF DYNAMIC VOLTAGE RESTORER (DVR)DESIGN AND SIMULATION OF DYNAMIC VOLTAGE RESTORER (DVR)
DESIGN AND SIMULATION OF DYNAMIC VOLTAGE RESTORER (DVR)
 
Km3518071813
Km3518071813Km3518071813
Km3518071813
 
Analysis of Total Harmonic Distortion (THD) Level of Distribution Network Usi...
Analysis of Total Harmonic Distortion (THD) Level of Distribution Network Usi...Analysis of Total Harmonic Distortion (THD) Level of Distribution Network Usi...
Analysis of Total Harmonic Distortion (THD) Level of Distribution Network Usi...
 
Voltage Sag and Swell Identification Using FFT Analysis and Mitigation with DVR
Voltage Sag and Swell Identification Using FFT Analysis and Mitigation with DVRVoltage Sag and Swell Identification Using FFT Analysis and Mitigation with DVR
Voltage Sag and Swell Identification Using FFT Analysis and Mitigation with DVR
 
Iaetsd minimization of voltage sags and swells using dvr
Iaetsd minimization of voltage sags and swells using dvrIaetsd minimization of voltage sags and swells using dvr
Iaetsd minimization of voltage sags and swells using dvr
 
Hd3413181323
Hd3413181323Hd3413181323
Hd3413181323
 
T34123128
T34123128T34123128
T34123128
 
A Fuzzy Logic controller based Multifunctional Dynamic Voltage restorer in Di...
A Fuzzy Logic controller based Multifunctional Dynamic Voltage restorer in Di...A Fuzzy Logic controller based Multifunctional Dynamic Voltage restorer in Di...
A Fuzzy Logic controller based Multifunctional Dynamic Voltage restorer in Di...
 
International Journal of Engineering Research and Development
International Journal of Engineering Research and DevelopmentInternational Journal of Engineering Research and Development
International Journal of Engineering Research and Development
 
The International Journal of Engineering and Science (The IJES)
The International Journal of Engineering and Science (The IJES)The International Journal of Engineering and Science (The IJES)
The International Journal of Engineering and Science (The IJES)
 
Modeling and simulation of dynamic voltage restorer for voltage sag mitigatio...
Modeling and simulation of dynamic voltage restorer for voltage sag mitigatio...Modeling and simulation of dynamic voltage restorer for voltage sag mitigatio...
Modeling and simulation of dynamic voltage restorer for voltage sag mitigatio...
 
Simulation and Comparison of DVR and DSTATCOM Used for voltage sag mitigation...
Simulation and Comparison of DVR and DSTATCOM Used for voltage sag mitigation...Simulation and Comparison of DVR and DSTATCOM Used for voltage sag mitigation...
Simulation and Comparison of DVR and DSTATCOM Used for voltage sag mitigation...
 
Voltage dip mitigation in distribution system by using d statcom
Voltage dip mitigation in distribution system by using d statcomVoltage dip mitigation in distribution system by using d statcom
Voltage dip mitigation in distribution system by using d statcom
 

Plus de International Journal of Engineering Inventions www.ijeijournal.com

Plus de International Journal of Engineering Inventions www.ijeijournal.com (20)

H04124548
H04124548H04124548
H04124548
 
G04123844
G04123844G04123844
G04123844
 
F04123137
F04123137F04123137
F04123137
 
E04122330
E04122330E04122330
E04122330
 
C04121115
C04121115C04121115
C04121115
 
B04120610
B04120610B04120610
B04120610
 
A04120105
A04120105A04120105
A04120105
 
F04113640
F04113640F04113640
F04113640
 
E04112135
E04112135E04112135
E04112135
 
D04111520
D04111520D04111520
D04111520
 
C04111114
C04111114C04111114
C04111114
 
B04110710
B04110710B04110710
B04110710
 
A04110106
A04110106A04110106
A04110106
 
I04105358
I04105358I04105358
I04105358
 
H04104952
H04104952H04104952
H04104952
 
G04103948
G04103948G04103948
G04103948
 
F04103138
F04103138F04103138
F04103138
 
E04102330
E04102330E04102330
E04102330
 
D04101822
D04101822D04101822
D04101822
 
C04101217
C04101217C04101217
C04101217
 

call for papers, research paper publishing, where to publish research paper, journal publishing, how to publish research paper, Call For research paper, international journal, publishing a paper, IJEI, call for papers 2012,journal of science and technolog

  • 1. International Journal of Engineering Inventions ISSN: 2278-7461, www.ijeijournal.com Volume 1, Issue 5 (September2012) PP: 47-55 Voltage Sag and Mitigation Using Algorithm for Dynamic Voltage Restorer by PQR Transformation Theory Prof. Shivanagouda B. Patil1, Dr. Shekhappa. G. Ankaliki2 1 E & E Engineering Department, Hirasugar Institute of Technology, Nidasoshi-591 236, Karnataka, India. 2 E & E Engineering Department, SDM College of Engineering & Technology, Dharwad-580 002, Karnataka, India. Abstract––Voltage sag is one of the power quality issue and Dynamic Voltage Restorer (DVR) is used for mitigation of voltage sag. Voltage sag is sudden reduction in voltage from nominal value, occurs in a short time which can cause damage and loss of production in industrial sector. In this paper, focus is given only on DVR using an algorithm and the related implementations to control static series compensators (SSCs). Directly sensed three-phase voltages are transformed to p-q-r co-ordinates without time delay. The controlled variables in p-q-r co-ordinates has better steady state and dynamic performance and then inversely transformed to the original a-b-c co-ordinates without time delay, generating control signals to SSCs. The control algorithm is used in DVR system. The simulated results are verified and mitigation of sag is presented in this paper. Key words––Voltage Sag, Static Series Compensator (SSCs), PQR Transformation, Dynamic Voltage Restorer (DVR) I. INTRODUCTION In many recent years, power quality disturbances become most issue which makes many researchers interested to find the best solutions to solve it. There are various types of power quality disturbances in which voltage sag, voltage swell and interruption. This paper introduces DVR and its operating principle for the sensitive loads. Simple control based SPWM technique and „pqr‟ transformation theory [1] is used in algorithm to compensate voltage sags/swells. A scope of work is DVR system will be simulated by using Matlab/Simulink tool box and results were presented. Due to the increasing of new technology, a lot of devices had been created and developed for mitigation of voltage sag. Voltage sag is widely recognized as one of the most important power quality disturbances [2]. Voltage sag is a short reduction in rms voltage from nominal voltage, happened in a short duration, about 10ms to seconds. The IEC 61000-4-30 defines the voltage sag (dip) as a temporary reduction of the voltage at a point of the electrical system below a threshold [3]. According to IEEE Standard 1159-1995, defines voltage sags as an rms variation with a magnitude between 10% and 90% of nominal voltage and duration between 0.5cycles and one minute [4] & [5]. Voltage sag is happened at the adjacent feeder with unhealthy feeder. This unhealthy feeder always caused by two factors which are short circuits due to faults in power system networks and starting motor which draw very high lagging current. Both of these factors are the main factor creating voltage sag as power quality problem in power system. Voltage sags are the most common power disturbance which certainly gives affecting especially in industrial and large commercial customers such as the damage of the sensitivity equipments and loss of daily productions and finances. An example of the sensitivity equipments are programmable logic controller (PLC), adjustable speed drive (ASD) and chiller control. There are many ways in order to mitigate voltage sag problem. One of them is minimizing short circuits caused by utility directly which can be done such as with avoid feeder or cable overloading by correct configuration. The control of the compensation voltages in DVR based on dqo algorithm is discussed in [6]. DVR is a power electronic controller that can protect sensitive loads from disturbances in supply system. Dynamic voltage restorers (DVR) can provide the most commercial solution to mitigation voltage sag by injecting voltage as well as power into the system. The mitigation capability of these devices is mainly influenced by the maximum load; power factor and maximum voltage dip to be compensated [7]. In [12-17] Voltage Sag Mitigation Using Dynamic Voltage Restorer System are discussed under fault condition and dynamic conditions. II. DVR SYSTEM Dynamic voltage restorer (DVR) is a series compensator which is able to protect a sensitive load from the distortion in the supply side during fault or overloaded in power system. The basic principle of a series compensator is simple, by inserting a voltage of required magnitude and frequency, the series compensator can restore the load side voltage to the desired amplitude and waveform even when the source voltage is unbalanced or distorted [8]. This DVR device employs gate turn off thyristor (GTO) solid state power electronic switches in a pulse width modulated (PWM) inverter structure. The DVR can generate or absorb independently controllable real and reactive power at the load side. The DVR also is made of a solid state dc to ac switching power converter that injects a set of three phase ac output voltages in series and synchronism with the distribution feeder voltages [8]. The amplitude and phase angle of the injected voltages are variable thereby allowing control of the real and reactive power exchange between the DVR and the distribution system [8]. The dc input terminal of a DVR is connected to an energy source or an energy storage device of appropriate capacity. The reactive power exchange between the DVR and the distribution system is internally generated by the DVR without ac 47
  • 2. Voltage Sag and Mitigation Using Algorithm for Dynamic Voltage Restorer… passive reactive components. The real power exchanged at the DVR output ac terminals is provided by the DVR input dc terminal by an external energy source or energy storage system. DVR structure comprises rectifier, inverter, filter and coupling transformer shown in Fig.1. Besides, pulse width modulated (PWM) technique is using to control variable voltage. Filter is using for elimination harmonic generated from high switching frequency in PWM technique. In power system network, DVR system is connected in series with the distribution feeder that supplies a sensitive load shown in Fig. 2. There are two main factors relating to the capability and performance of DVR working against voltage sags in a certain power system: the sag severity level and the Total Harmonic Distortion (THD). Both of these in turn are mainly decided by the DC source [9] Fig. 1 DVR Structure Fig. 2 DVR System in Power System The Principle Operation of DVR System In normal situation without short circuit in power system, a capacitor between rectifier and inverter (Fig. 1) will be charging. When voltage sag happened, this capacitor will discharge to maintain load voltage supply. Nominal voltage will be compared with voltage sag in order to get a difference voltage that will be injected by DVR system to maintain load voltage supply. PWM technique is using to control this variable voltage. In order to maintain load voltage supply, reactive power must be injected by DVR system. Practically, the capability of injection voltage by DVR system is 50% of nominal voltage. It is sufficient for mitigation voltage sag because from statistic shown that many voltage sag cases in power system involving less than 0.5 p.u. voltage drop. Mathematical Model for Voltage Sag Calculation In this principle the assumption is that the fault current is larger than the load current. The point of common coupling is the point from which both fault and load are fed. Upon the occurrence of the fault which may be a line-line ground fault, a short circuit current flow which leads to reduction in the voltage magnitude at the point of common coupling (PCC) shown in Fig. 3. This voltage sag may be unbalanced and may be accompanied with a phase jump. Fig. 3 Calculation for voltage sag 48
  • 3. Voltage Sag and Mitigation Using Algorithm for Dynamic Voltage Restorer… E IF  (1) Zs  ZF Vsag  I F Z F (2) X   X  XF    tan 1  F   tan 1  S  (3)  RF   RS  RF  Where Z S  RS  jX S , is the source impedance, Z F  RF  jX F , is the impedance between the PCC and the fault, and E  1 p.u is the source voltage. The missing voltage which is the voltage difference between pre-sag condition and sagged (faulted) condition which is given by equation (4) and vectorial representation is shown in Fig. 4. Vmis sin g  V presag  Vsag (4) Fig. 4 Vector Diagram Showing Voltage Sag The missing voltage has to be provided by sag compensating device like Dynamic Voltage Restorer (DVR) which is injected in series with the supply voltages to bring the voltages to pre-sag condition. . III. PROPOSED APPROACH The objective of this paper is to implement DVR in series with a sensitive load. It is a series compensating device which injects a set of controllable three-phase AC output voltages, in series and synchronism with the distribution feeder voltages. The DVR employs solid state switching devices in a pulse width modulated inverter (PWMI), the magnitude and phase angle of the injecting voltages can be controlled independently. In this work directly sensed three phase voltages are transformed to p-q-r co-ordinates without time delay [1]. The controlled variables p-q-r co-ordinates have better steady state and dynamic performance. Later these are inversely transformed to the original a-b-c co-ordinates without time delay. It must able to respond quickly and experience no voltage sags to the end users of sensitive equipment shown in Fig. 3. IV. BASIC CONTROL STRATEGIES OF DVR The type of the control strategy mainly depends upon the type of the sensitive or critical load, i.e. it depends on the sensitivity of the load to changes in magnitude, phase shift and wave shape of the voltage wave form. The control techniques adopted should consider the limitations of the DVR like voltage injection capability and energy limit. Voltage sag compensation can be done by DVR using real and reactive power transfer. Reactive power solely will not meet the requirements of dynamic compensation of disturbances that require real power transfer. The three basic control strategies are, a) Pre-sag Compensation b) In-phase Compensation c) Energy Optimal Compensation a) Pre-sag Compensation In this technique, the DVR compensates for the difference between the sagged and the presag voltages by restoring the instantaneous voltages to the same phase and magnitude as the nominal pre-sag voltages. In this method, in case there is sag associated with phase shift, full phase compensation is provided so that the load is undisturbed as far as the phase angle and magnitude are concerned. But there is no control of energy injected into the line and often exhausts the rating of the DVR. The vector diagram for pre-sag compensation is shown in Fig. 5. 49
  • 4. Voltage Sag and Mitigation Using Algorithm for Dynamic Voltage Restorer… Fig. 5 Vector Diagram of Pre-sag Compensation b) In-phase Compensation In this method, the restored voltages are in-phase with the depressed source side voltages regardless of load current and presag voltages, thus minimizing the magnitude of the injected voltage. Fig.4 shows phase compensation is not provided but has got better performance in compensating a broader range of voltage sags. The vector diagram for inphase compensation is shown in Fig. 6. Fig. 6 Vector Diagram for Inphase Compensation c) Energy Optimal Compensation Voltages are injected at an angle that will minimize the use of real power since voltage restoration is the only requirement. That means the DVR voltage is injected perpendicular to the load current but the current will change the phase according to the new voltage applied to it and energy will be drawn from DVR. The vector diagram for optimal compensation is shown in Fig.7. Fig. 7 Vector Diagram for Optimal Compensation V. COMPUTATION OF COMPENSATING VOLTAGES There are many methods to calculate the compensating reference voltage waveforms for dynamic voltage restorers. One of those methods is “PQR power theory”. An effective algorithm based on “PQR power theory” is used to calculate reference compensating voltages. In this algorithm, the directly sensed three phase voltages are converted into p-q-r coordinates instantaneously without any time delay. Then the reference voltages in p-q-r domain have simple forms - DC 50
  • 5. Voltage Sag and Mitigation Using Algorithm for Dynamic Voltage Restorer… values. The controller in p-q-r domain is very simple and clear, has better dynamic and steady state performance than conventional controllers. The algorithm based on PQR power theory is used to get the reference compensation voltages in p- q-r domain and transformed back to 0  domain to drive the space vector modulator to generate the firing signals for inverter. PQR Transformation Theory The 3-phase voltages of three-phase a-b-c coordinates can be transformed to o     coordinates as given below,  1 1 1   2 2 2 V Vo    a  (5)   2 1 1  V  V   3 1 2  2  b  V    Vc      0 3  3    2 2  If sinusoidal balanced voltagesvaREF , vbREF and vcREF are selected for the reference waves in the a-b-c coordinates, the reference waves in o     coordinates can be calculated and shown below,  1 1  1     vaREF   v REF  2 2   vbREF  2 (6) V REF     v REF  3 3      vcREF  3 0    2 2  v Since the reference waves vaREF , bREF and vcREF are sinusoidal balanced, the 0-axis component voltage voREF does not exist and the reference wave v REF  v  REF become sinusoidal and orthogonal on the    plane. Using the reference waves v REF v  REF in the o     coordinates in a mapping matrix, the voltages ino     coordinates can be transformed to p-q-r coordinates as given by (2).  v REF v REF  0  v REF v REF   vp    vo     v REF v REF    (7)  vq    0  v   v  v    REF v REF     r    v  1 0 0      Where v REF  v REF 2  v REF 2 (8) Combining (5) and (7) the voltages in a-b-c coordinates can be transformed to p-q-r coordinates as shown below, Where C  C1C2  1 1 1   2 2 2    Va  (9) C1  2 1 1  1  V  3 2 2  b    Vc    0 3  3    2 2   51
  • 6. Voltage Sag and Mitigation Using Algorithm for Dynamic Voltage Restorer…  v REF v REF  0   v REF v REF  (10)  v v REF  C2   0   REF   v REF v REF    1 0 0      From p-q-r domain to a-b-c domain can be achieved by taking inverse of C,  va   vp      C  1 (11)  vb    vq  v  v   c   r  Where C 1  (C1C2 ) 1  C2 1C11  1   1 0   2  (12) 2 1 1 3  C11     3 2 2 2   1 1 3       2 2 2        0 0 1  v REF  v REF C2 1   0 (13)  v REF v REF     v REF v REF   0  v REF v REF  PQR Transformation Fig. 8 Physical Meaning of PQR Transformation When three-phase voltages are sinusoidal and balanced, the locus of the sensed voltage space vector VSEN is a circle on the   plane. If the three-phase voltages are in-phase with the three-phase reference waves, the sensed voltage space vector VSEN becomes aligned with the reference wave space vector VREF . In this case vq and vr do not exist while vp comprises only a dc component that is equal to | VSEN |. This condition will be a target for the voltage sag compensation by a DVR. 52
  • 7. Voltage Sag and Mitigation Using Algorithm for Dynamic Voltage Restorer… DVR Model Description The block diagram of overall control flow is shown in Fig. 9. Here open loop feed forward control technique is adopted. Upon the occurrence of sag, there is a reduction in the phase voltages on the downstream of the DVR. The data is acquired by data acquisition system and detected. The speed with which the sag is detected depends upon the sensors and sag detection algorithms. Then the three phase voltages are processed using PQR algorithm. The reference compensating voltages are generated in PQR domain and transformed back to alpha-beta domain. The alpha and beta axis reference voltages are given as inputs to drive the space vector modulator. The generated firing pulses are used to fire the switches of the voltage Source Inverter (VSI). The topology of the VSI used is conventional 2-level, three-leg inverter and three-level (multi-level configuration) diode clamped inverter. Depending upon the topology of the inverter, the number of firing pulses may be 6/12. Fig. 9 Simulation Model of Dynamic Voltage VI. SIMULATION RESULTS The simulation results carried out using Matlab/Simulink tool box for conventional two-level inverter using space vector modulation scheme is presented. The data used for simulation is, Vsa = 230  0  ; Vsb = 230  -120  ; Vsc = 230  120  ; Vab= 350 V The three phase output voltages generated by the VSI can be controlled both in magnitude and phase individually. Finally the 3-phase voltages are filtered out by a low pass filter before injecting into the line via booster transformer. All the simulations are carried out using MATLAB/SIMULINK tool box. The phase and line voltages in conventional two-level inverter are shown in Fig.10. The sag compensation by DVR for double line to ground fault is shown in Fig.11. There is voltage sag in phase „b‟ and phase „c‟. The DVR provides full magnitude and phase compensation instantaneously. 53
  • 8. Voltage Sag and Mitigation Using Algorithm for Dynamic Voltage Restorer… Fig. 10 Phase and Line Voltages in Conventional Two Level Inverter Fig.11 Compensation of Sag by DVR for Phase b and c. VII. CONCLUSION In this paper, a complete simulated DVR system has been developed by using MATLAB/SIMULINK tool box. The proposed scheme for DVR uses the PQR algorithm to generate the reference compensation voltages without time delay applied to space vector modulator to drive the conventional two-level topology which generates the required compensation voltages. It is shown that the simulated DVR developed, works successfully without lacks in its performance when applied to a simulated power system network. By introducing DVR in the power network, it can help to improve power quality. It is important to have a good delivery power quality in electrical power systems especially to the critical areas, such as in the industrial sectors, in order to ensure the smoothness of the daily operations. REFERENCES 1. Hyosung Kim, Frede Blaabjerg, Biritte Bak-Jensen, Jacho Choi, “Instantaneous Power Compensation in Three Phase Systems by Using P-Q-R Theory” IEEE Journal 2001, PP 478-485. 54
  • 9. Voltage Sag and Mitigation Using Algorithm for Dynamic Voltage Restorer… 2. M. F. Faisal, “Power Quality Management Program: TNB‟s Experience,” Distribution Engineering Department, TNB, 2005. 3. A. Felce, G. Matas, Y. D. Silva, “Voltage Sag Analysis and Solution for an Industrial Plant with Embedded Induction Motors” Inelectra S.A.C.A. Caracas, Venezuela, 2004. 4. Pirjo Heine, Matti Lehtonen, “Voltage Sag Distributions Caused by Power System Faults” IEEE Transactions on Power Systems, Vol. 18, No. 4, November 2003. 5. Shairul Wizmar Wahab and Alias Mohd Yusof, “Voltage Sag and Mitigation Using Dynamic Voltage Restorer (DVR) System” Elektrika Vol. 8, No. 2, 2006, PP 32-37. 6. Rosli Omar, Nasrudin ABD Rahim, Marizan Suleman “Modeling and Simulation for Voltage Sags /Swells Metigation using DVR” Journal of Theoretical and Applied Information Technology © 2005 - 2009 JATIT, PP 464-470 7. H. P. Tiwari and Sunilkumar Gupta, “Dynamic voltage Restorer Based on load condition” International Journal of Innovation, Management and Technology. Vol.1, No.1 April-2010 8. A. Ghosh and G. Ledwich, “Power Quality Enhancement Using Custom Power Devices” Kluwer Academic Publishers, 2002. 9. P. T. Nguyen and T. K. Saha “DVR against Balanced and Unbalanced Voltage Sags: Modeling and Simulation,” IEEE-School of Information Technology and Electrical Engineering, University of Queesland, Australia, 2004. 10. P. S. Bimbhra “Generalized Theory of Electrical Machines” Third Edition Khanna Publishers Delhi. 11. Pirjo Heine, Matti Lehtonen, “Voltage Sag Distributions Caused by Power System Faults,” IEEE Transactions on Power Systems, Vol. 18, No. 4, November 2003. 12. Chris Fitzer, Mike Barnes, and Peter Green, “Voltage Sag Detection for a Dynamic Voltage Restorer” IEEE Transactions on Industry Applications, Vol. 40, No.1, February 2004. 13. P. Boonchiam, N. Mithulananthan, “Understanding of Dynamic Voltage Restorers through MATLAB Simulation,” Thammasat Int. J. Sc. Tech., 11(3), 2006, PP 1-6. 14. Omar, R., Rahim, N., and Sulaiman, M., “Modeling and Simulation for Voltage Sags/Swells Mitigation Using Dynamic Voltage Restorer”, Journal of Theoretical and Applied Information Technology, 2009, PP 464-470. 15. S. Deepa and Dr. S. Rajapandian “Voltage Sag Mitigation Using Dynamic Voltage Restorer System” International Journal of Computer and Electrical Engineering, Vol. 2, No. 5, October, 2010, PP 1793-8163 16. H. P. Tiwari and Sunil Kumar Gupta, “Dynamic Voltage Restorer against Voltage Sag” International Journal of Innovation, Management and Technology, Vol. 1, No. 3, August 2010 17. Mahmoud A. El-Gammal, Amr Y. Abou-Ghazala, and Tarek I. El-Shennawy, “Dynamic Voltage Restorer (DVR) for Voltage Sag Mitigation” International Journal on Electrical Engineering and Informatics ‐ Volume 3, Number 1, 2011 55