SlideShare une entreprise Scribd logo
1  sur  40
LOGIC GATES
ELECTRONICS 2
ABOUT ME
CONTACT
INFO
Tel: (+92) 322 7967172
E-Mail: abubakarmehmood786@yahoo.com
SKILLS & LANGUAGE
ORIGIN LAB, VIRTUAL LAB, ENDNOTE
SOFTWARE, EMATHHELP SOFTWARE ,
MICROSOFT OFFICE, ADBOBE
(PHOTOSHOP & ILUUSTRATOR),
ARDUINO SOFTWARE, AMAZON VITUAL
ASSISTAN, VIDEO EDITTING, SOCIAL
MEDIA ACCOUNT MANAGEMENT
URDU, PUNJABI, ENGLISH, ARABIC
FOUNDER
UCQxAo-GBHUI2l9_LBYicsRw
THE CREATOR ACADEMY
thecreatorsacademyofficial
thecreatorsacademyofficial
The Creators Academy
ABU BAKAR
NATIONALITY : PAKISTAN
CITY : SIALKOT, PUNJAB
MARITAL STATUS : SINGLE
PERSONAL PROFILE
BS(HONS) PHYSICS
UNIVERSITY OF SIALKOT
EDUCATION
SOCIAL MEDIA
Abubakar Bhutta
@_abubakar786
ABU BAKAR
@abubakar786786
ABUBAKAR692909
CONTENTS
o History
o Definition
o The OR gate
o The AND gate
o The NOT gate
o The NAND gate
o The NOR gate
o The XOR gate
o The XNOR gate
o Applications
HISTORY
 The binary number system was
refined by Gottfried Wilhelm
Leibniz (published in 1705).
 In an 1886 letter, Charles
Sanders Peirce described
how logical operations
could be carried out by
electrical switching
circuits.
INTRODUCTION
 Logic gates perform basic logical functions and are
the fundamental building blocks of digital
integrated circuits. Most logic gates take an input of
two binary values, and output a single value of a 1
or 0.
LOGIC
•Formal logic is a branch of the mathematics that
deals with true and false values instead of
numbers.
•In the mid-19thcentury, George Bool developed
many Logic ideas.
•Boolean logic deals with equations where the
operators are “AND” or “OR” instead of “add” and
“multiply”.
TYPES OF GATES
 AND - True if A and B are both True
 OR - True if either A or B is True
 NOT - Inverts value: True if input is False; False if input is
True
 NAND - AND followed by NOT: False only if A and B both are
True
 NOR - OR followed by NOT: True only if A and B both are False
 XOR -The XOR logic gate can be used as a one-bit adder that
adds any two bits together to output one bit.
 XNOR - An XNOR Gate is a type of digital logic gate that
receives two inputs and produces one output. Both inputs are
treated with the same logic,
• OR gate has two or more inputs and
performs what is known as logical addition.
• The output of OR gate is low when all inputs
are low otherwise all inputs are high.
THE OR GATE
OPERATION OF OR GATE
CIRCUIT DIAGRAM
• An AND gate has two or more inputs and
perform what is known as multiplication.
• The output of AND gate is high when all inputs
are high otherwise all inputs are low.
THE AND GATE
OPERATION OF AND GATE
• An AND gate produces a HIGH output only when all
inputs are HIGH. When any of the input is LOW the
output is LOW. Therefore the basic purpose of AND gate
is to determine when certain conditions are
simultaneously true, as indicated by HIGH levels on all
of its input and produces a HIGH on its output.
CIRCUIT DIAGRAM
LOGICAL EXPRESSION
• If the logical expression is, X=A.B
• This gate consists of three elements, a transistor
and two resistors. It is called the NOT Gate.
• Its output is opposite to its input therefore it is
also called an Inverter.
• It has one input and one output.
• Boolean expression of NOT Gate is:
A = A
NOT GATE
TRUTH TABLE
SYMBOLIC REPRESENTATION
CIRCUIT DIAGRAM
• A gate is a device that performs a basic operation on
electrical signals
• Gates are combined into circuits to perform more
complicated tasks
• There are three different, but equally powerful,
notational methods
for describing the behavior ofgates and
circuits
• Boolean expressions
• logic diagrams
• truth tables
N O R G A T E
CIRCUIT DIAGRAM
• Logic diagram: a graphical representation of a
circuit
• Each type of gate is represented by a specific graphical
symbol.
Boolean expressions:
LOGIC NAND GATE DEFINITION
• Acombination of AND gate and NOT gate makes a NAND
gate.Its symbolic representation is shown below.
NAND GATE
COMPONENT
• Two ideal p_n junction diode(D1&D2)
• Ideal n-P-n transistor
THEORY AND CONSTRUCTION
• If we connect the output y of AND gate to the input
of a NOT gate the gate obtained is called NAND
gate.
• The output y isvoltage at c w.r.t earth
• In boolean expresion the NAND gate is expressed as
y=A.B
• And is being read as A AND B negated
WORKING
• The folowing inerference can beeasilydrawn from working of
electricalcircuit:
a) If switch A &B open (A=0,B=0)hence Y=1.
b) If switch Aopen B closed (A=0,B=1)henceY=1
c) If switch A closed B OPEN(A=1,B=0)hence Y=1
d) If switch A&Bare closed (A=1,B=1)hence Y=0
LOGIC SYMBOL AND TRUTH TABLE
The graphic symbol for the NAND
gate consists of an AND symbol
with a bubble on the output,
denoting that a complement
operation is performed on the
output of the AND gate.
XOR GATE
What is an XOR Gate?
• An XOR gate (also known as an EOR, or EXOR gate) – pronounced as Exclusive OR gate – is a
digital logic gate that gives a true (i.e. a HIGH or 1) output when the number of true inputs is
odd. An XOR gate implements an exclusive OR, i.e., a true output result occurs if one – and
only one – of the gate’s inputs is true. If both inputs are false (i.e. LOW or 0) or both inputs are
true, the output is false.
• XOR represents the inequality function, i.e. the output is true if the inputs are not alike;
otherwise, the output is false. A common way to remember the XOR is “must have one or the
other, but not both”.
• Another way to look at an XOR gate: a modulo sum of two variables in a binary system looks
like this:
XOR GateTruthTable
XOR Gate Circuit Diagram
Logical Symbol of XOR Gate
What is an XNOR Gate?
• The XNOR gate (also known as a XORN’T, ENOR, EXNOR or NXOR) – and
pronounced as Exclusive NOR – is a digital logic gate whose function is
the logical complement of the exclusive OR gate (XOR gate). Logically, an
XNOR gate is a NOT gate followed by an XOR gate.
XNOR GateTruthTable
XNOR GATE
XNOR Gate Circuit Diagram
The symbol of the XNOR gate:
LOGIC GATES
APPLICATIONS
OR GATE
Industrial Plant
• Wherever the occurrenceofany oneormorethan one eventis neededtobe detectedorsomeactions
are tobe takenaftertheir occurrence,in all thosecasesOR gates canbeused.
• In an industrial plant ifoneormorethan oneparameter exceedsthe safevalue,someprotective
measureis neededtobedone.
• OR gateis usedtodetectexceedoftemperature or pressure andproducecommandsignal for the
systemto take requiredactions.
• Weare goingtoshowthis with the help ofa diagram.
• Microwave oven will only start if the ‘’start’’ button
is pressed and the door is closed.
• If the ‘’start’’ button is pressed and door is open then
the oven will not work and vice versa.
• Illustration is given by the diagram.
AND GATE
MICROWAVE OVEN
The NOT gate is also known as an inverter, simply because it changes the input
to its opposite (inverts it).
• It is used in combination with other gates.
• The application discussed here is t h a t of a door closing system of a n automobile.
• A car needs to be so designed t h a t the driver gets a visual indication if any of
the doors of the car is open so t h a t it helps to avoid accident and injury to the
passengers. Assuming there are two doors (just for simplicity, it works for more
doors as well) where this system is fitted, the circuit can be designed using a
NAND gate as follows
• You can see from the figure t h a t when any of the switches is open due to the
door position, the NAND gate energies the lamp inside the car, hence warning
the driver.
NOT GATE
Safety Reminder in Cars
Signal
• When t h e thermistor (sensor for
temperatu re) is COLD its resistance is
LARGE a n d t h e in p u t to t h e NAND gate is
high.
• Since t h e NAND gate is connected a s a n
INVERTER t h e o u tp u t is LOW.
• As t h e thermistor w a r ms u p its resistance
decreases, t h e voltage across it falls a n d t h e
in p u t to t h e NAND gate falls.
• When it becomes low enough t h e o u tp u t
becomes HIGH a n d t h e buzzer sounds.
NAND GATE
Freezer warning buzzer
• When the switch is closed (burglar
steps on a pressure pad) one input
of the NAND gate
is LOW.
• When the LDR (Light Dependent
Resistor) is in the light (the burglar's
torch) the other input
is LOW.
• This means t h a t if either of these things
happen,
i.e. the switch is closed or the light is on
one of the inputs is LOW, the output is
HIGH and the buzzer sounds.
BURGLAR ALARM
NAND Gate
NOR GATE
BLENDERS
Logic gates
Logic gates

Contenu connexe

Tendances

Latches and flip flop
Latches and flip flopLatches and flip flop
Latches and flip flopShuaib Hotak
 
Decoders-Digital Electronics
Decoders-Digital ElectronicsDecoders-Digital Electronics
Decoders-Digital ElectronicsPaurav Shah
 
Practical Uses of Logic Gates
Practical Uses of Logic GatesPractical Uses of Logic Gates
Practical Uses of Logic GatesAbiral Gautam
 
basic logic gates
 basic logic gates basic logic gates
basic logic gatesvishal gupta
 
Digital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentationDigital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentationfoyez ahammad
 
BOOLEAN ALGEBRA AND LOGIC GATE
BOOLEAN ALGEBRA AND LOGIC GATE BOOLEAN ALGEBRA AND LOGIC GATE
BOOLEAN ALGEBRA AND LOGIC GATE Tamim Tanvir
 
Logic gates ppt
Logic gates pptLogic gates ppt
Logic gates pptparassini
 
Boolean algebra And Logic Gates
Boolean algebra And Logic GatesBoolean algebra And Logic Gates
Boolean algebra And Logic GatesKumar
 
Parity Generator and Parity Checker
Parity Generator and Parity CheckerParity Generator and Parity Checker
Parity Generator and Parity CheckerJignesh Navdiya
 
Digital logic gate and its application
Digital logic gate and its applicationDigital logic gate and its application
Digital logic gate and its applicationAbdullah Al Masud
 
flip flop circuits and its applications
flip flop circuits and its applicationsflip flop circuits and its applications
flip flop circuits and its applicationsGaditek
 
DIGITAL ELECTRONICS- Logic Gates
DIGITAL ELECTRONICS- Logic GatesDIGITAL ELECTRONICS- Logic Gates
DIGITAL ELECTRONICS- Logic GatesTrinity Dwarka
 
SOP POS, Minterm and Maxterm
SOP POS, Minterm and MaxtermSOP POS, Minterm and Maxterm
SOP POS, Minterm and MaxtermSelf-employed
 

Tendances (20)

Latches and flip flop
Latches and flip flopLatches and flip flop
Latches and flip flop
 
Encoder and decoder
Encoder and decoderEncoder and decoder
Encoder and decoder
 
Decoders-Digital Electronics
Decoders-Digital ElectronicsDecoders-Digital Electronics
Decoders-Digital Electronics
 
Digital Logic Design
Digital Logic Design Digital Logic Design
Digital Logic Design
 
Encoder
EncoderEncoder
Encoder
 
Practical Uses of Logic Gates
Practical Uses of Logic GatesPractical Uses of Logic Gates
Practical Uses of Logic Gates
 
basic logic gates
 basic logic gates basic logic gates
basic logic gates
 
Latches and flip flops
Latches and flip flopsLatches and flip flops
Latches and flip flops
 
Digital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentationDigital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentation
 
BOOLEAN ALGEBRA AND LOGIC GATE
BOOLEAN ALGEBRA AND LOGIC GATE BOOLEAN ALGEBRA AND LOGIC GATE
BOOLEAN ALGEBRA AND LOGIC GATE
 
MULTIPLEXER
MULTIPLEXERMULTIPLEXER
MULTIPLEXER
 
Logic gates ppt
Logic gates pptLogic gates ppt
Logic gates ppt
 
Boolean algebra And Logic Gates
Boolean algebra And Logic GatesBoolean algebra And Logic Gates
Boolean algebra And Logic Gates
 
Parity Generator and Parity Checker
Parity Generator and Parity CheckerParity Generator and Parity Checker
Parity Generator and Parity Checker
 
Digital logic gate and its application
Digital logic gate and its applicationDigital logic gate and its application
Digital logic gate and its application
 
flip flop circuits and its applications
flip flop circuits and its applicationsflip flop circuits and its applications
flip flop circuits and its applications
 
DIGITAL ELECTRONICS- Logic Gates
DIGITAL ELECTRONICS- Logic GatesDIGITAL ELECTRONICS- Logic Gates
DIGITAL ELECTRONICS- Logic Gates
 
D and T Flip Flop
D and T Flip FlopD and T Flip Flop
D and T Flip Flop
 
SOP POS, Minterm and Maxterm
SOP POS, Minterm and MaxtermSOP POS, Minterm and Maxterm
SOP POS, Minterm and Maxterm
 
Flip Flop & RS Latch
Flip Flop & RS LatchFlip Flop & RS Latch
Flip Flop & RS Latch
 

Similaire à Logic gates

LOGICAL_GATES_priyansh_singhal.pdf
LOGICAL_GATES_priyansh_singhal.pdfLOGICAL_GATES_priyansh_singhal.pdf
LOGICAL_GATES_priyansh_singhal.pdfMeghaChauhan75
 
LOGICAL GATES mayank chauhan.pdf
LOGICAL GATES mayank chauhan.pdfLOGICAL GATES mayank chauhan.pdf
LOGICAL GATES mayank chauhan.pdfMeghaChauhan75
 
Basic Logic Gates with Truth Tables.pdf
Basic Logic Gates with Truth Tables.pdfBasic Logic Gates with Truth Tables.pdf
Basic Logic Gates with Truth Tables.pdfKINGZzofYouTube
 
Chapter 3_Logic Gates (EEEg4302).pdf
Chapter 3_Logic Gates (EEEg4302).pdfChapter 3_Logic Gates (EEEg4302).pdf
Chapter 3_Logic Gates (EEEg4302).pdfTamiratDejene1
 
Boolean Algebra- Digital Logic gates
Boolean Algebra- Digital Logic gatesBoolean Algebra- Digital Logic gates
Boolean Algebra- Digital Logic gatesNTBsnull
 
Computer logic and gates
Computer logic and gatesComputer logic and gates
Computer logic and gatessamina khan
 
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates. Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates. Satya P. Joshi
 
assignment_mathematics.pptx
assignment_mathematics.pptxassignment_mathematics.pptx
assignment_mathematics.pptxAravindaAKumar1
 
Lecture 04-Digital logic gates.pptx
Lecture 04-Digital logic gates.pptxLecture 04-Digital logic gates.pptx
Lecture 04-Digital logic gates.pptxWilliamJosephat1
 
Logic circuits and design PART 3.pptx
Logic circuits and  design PART 3.pptxLogic circuits and  design PART 3.pptx
Logic circuits and design PART 3.pptxOrlyLisondra1
 
UNIVERSAL PROPERTY.pptx
UNIVERSAL PROPERTY.pptxUNIVERSAL PROPERTY.pptx
UNIVERSAL PROPERTY.pptxGaganaP13
 
DIGITAL LOGIC DESIGNING
DIGITAL LOGIC DESIGNINGDIGITAL LOGIC DESIGNING
DIGITAL LOGIC DESIGNINGRabia Jabeen
 
introduction of logic gates
introduction of logic gates introduction of logic gates
introduction of logic gates HASNAINNAZIR1
 

Similaire à Logic gates (20)

LOGICAL_GATES_priyansh_singhal.pdf
LOGICAL_GATES_priyansh_singhal.pdfLOGICAL_GATES_priyansh_singhal.pdf
LOGICAL_GATES_priyansh_singhal.pdf
 
LOGICAL GATES mayank chauhan.pdf
LOGICAL GATES mayank chauhan.pdfLOGICAL GATES mayank chauhan.pdf
LOGICAL GATES mayank chauhan.pdf
 
Basic Logic Gates with Truth Tables.pdf
Basic Logic Gates with Truth Tables.pdfBasic Logic Gates with Truth Tables.pdf
Basic Logic Gates with Truth Tables.pdf
 
logic gates
logic gateslogic gates
logic gates
 
Logic gates
Logic gatesLogic gates
Logic gates
 
Chapter 3_Logic Gates (EEEg4302).pdf
Chapter 3_Logic Gates (EEEg4302).pdfChapter 3_Logic Gates (EEEg4302).pdf
Chapter 3_Logic Gates (EEEg4302).pdf
 
Boolean Algebra- Digital Logic gates
Boolean Algebra- Digital Logic gatesBoolean Algebra- Digital Logic gates
Boolean Algebra- Digital Logic gates
 
Computer logic and gates
Computer logic and gatesComputer logic and gates
Computer logic and gates
 
Logic gates
Logic gatesLogic gates
Logic gates
 
logic gates
logic gates logic gates
logic gates
 
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates. Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
 
assignment_mathematics.pptx
assignment_mathematics.pptxassignment_mathematics.pptx
assignment_mathematics.pptx
 
Computer architecture 1
Computer architecture  1Computer architecture  1
Computer architecture 1
 
Lecture 04-Digital logic gates.pptx
Lecture 04-Digital logic gates.pptxLecture 04-Digital logic gates.pptx
Lecture 04-Digital logic gates.pptx
 
Digital Logic Gates .pptx
Digital Logic Gates .pptxDigital Logic Gates .pptx
Digital Logic Gates .pptx
 
Logic circuits and design PART 3.pptx
Logic circuits and  design PART 3.pptxLogic circuits and  design PART 3.pptx
Logic circuits and design PART 3.pptx
 
Electronics: Logic Gates
Electronics: Logic GatesElectronics: Logic Gates
Electronics: Logic Gates
 
UNIVERSAL PROPERTY.pptx
UNIVERSAL PROPERTY.pptxUNIVERSAL PROPERTY.pptx
UNIVERSAL PROPERTY.pptx
 
DIGITAL LOGIC DESIGNING
DIGITAL LOGIC DESIGNINGDIGITAL LOGIC DESIGNING
DIGITAL LOGIC DESIGNING
 
introduction of logic gates
introduction of logic gates introduction of logic gates
introduction of logic gates
 

Plus de THE CREATORS ACADEMY

SCANNING TUNNELING MICROSCOPY.pptx
SCANNING TUNNELING MICROSCOPY.pptxSCANNING TUNNELING MICROSCOPY.pptx
SCANNING TUNNELING MICROSCOPY.pptxTHE CREATORS ACADEMY
 
ELECTROCHEMICAL IMPEDANCE SPECTROSCOPY (EIS).pptx
ELECTROCHEMICAL IMPEDANCE SPECTROSCOPY (EIS).pptxELECTROCHEMICAL IMPEDANCE SPECTROSCOPY (EIS).pptx
ELECTROCHEMICAL IMPEDANCE SPECTROSCOPY (EIS).pptxTHE CREATORS ACADEMY
 
ORIGINLAB 2018 FOR PERSOLAL USE.pptx
ORIGINLAB 2018 FOR PERSOLAL USE.pptxORIGINLAB 2018 FOR PERSOLAL USE.pptx
ORIGINLAB 2018 FOR PERSOLAL USE.pptxTHE CREATORS ACADEMY
 
Magnetic Dipole Moment & Magnetic susceptibility.pptx
Magnetic Dipole Moment & Magnetic susceptibility.pptxMagnetic Dipole Moment & Magnetic susceptibility.pptx
Magnetic Dipole Moment & Magnetic susceptibility.pptxTHE CREATORS ACADEMY
 
FERROMAGNETIC AND ANTIFERROMAGNETIC MATERIALS.pptx
FERROMAGNETIC AND ANTIFERROMAGNETIC MATERIALS.pptxFERROMAGNETIC AND ANTIFERROMAGNETIC MATERIALS.pptx
FERROMAGNETIC AND ANTIFERROMAGNETIC MATERIALS.pptxTHE CREATORS ACADEMY
 
Curie Law For Paramegnatization.pptx
Curie Law For Paramegnatization.pptxCurie Law For Paramegnatization.pptx
Curie Law For Paramegnatization.pptxTHE CREATORS ACADEMY
 

Plus de THE CREATORS ACADEMY (20)

UV-VISIBLE SPECTROSCOPY.pptx
UV-VISIBLE SPECTROSCOPY.pptxUV-VISIBLE SPECTROSCOPY.pptx
UV-VISIBLE SPECTROSCOPY.pptx
 
XRAY DIFFRACTION (XRD).pptx
XRAY DIFFRACTION (XRD).pptxXRAY DIFFRACTION (XRD).pptx
XRAY DIFFRACTION (XRD).pptx
 
RAMAN SPECTROSCOPY.pdf
RAMAN SPECTROSCOPY.pdfRAMAN SPECTROSCOPY.pdf
RAMAN SPECTROSCOPY.pdf
 
SEM & FESEM.pptx
SEM & FESEM.pptxSEM & FESEM.pptx
SEM & FESEM.pptx
 
SCANNING TUNNELING MICROSCOPY.pptx
SCANNING TUNNELING MICROSCOPY.pptxSCANNING TUNNELING MICROSCOPY.pptx
SCANNING TUNNELING MICROSCOPY.pptx
 
Fourier Transform Infrared.pptx
Fourier Transform Infrared.pptxFourier Transform Infrared.pptx
Fourier Transform Infrared.pptx
 
ELECTROCHEMICAL IMPEDANCE SPECTROSCOPY (EIS).pptx
ELECTROCHEMICAL IMPEDANCE SPECTROSCOPY (EIS).pptxELECTROCHEMICAL IMPEDANCE SPECTROSCOPY (EIS).pptx
ELECTROCHEMICAL IMPEDANCE SPECTROSCOPY (EIS).pptx
 
ATOMIC FORCE MICROSCOPY.ppt
ATOMIC FORCE MICROSCOPY.pptATOMIC FORCE MICROSCOPY.ppt
ATOMIC FORCE MICROSCOPY.ppt
 
GAS LASERS AND ATOMIC LASER
GAS LASERS AND ATOMIC LASERGAS LASERS AND ATOMIC LASER
GAS LASERS AND ATOMIC LASER
 
LASER ENGEENERING 2 .pdf
LASER ENGEENERING 2 .pdfLASER ENGEENERING 2 .pdf
LASER ENGEENERING 2 .pdf
 
LASER ENGEENERING 1 .pdf
LASER ENGEENERING 1 .pdfLASER ENGEENERING 1 .pdf
LASER ENGEENERING 1 .pdf
 
ORIGINLAB 2018 FOR PERSOLAL USE.pptx
ORIGINLAB 2018 FOR PERSOLAL USE.pptxORIGINLAB 2018 FOR PERSOLAL USE.pptx
ORIGINLAB 2018 FOR PERSOLAL USE.pptx
 
END NOTE.pptx
END NOTE.pptxEND NOTE.pptx
END NOTE.pptx
 
VACUUM PUMPS AND ITS TYPES.pptx
VACUUM PUMPS AND ITS TYPES.pptxVACUUM PUMPS AND ITS TYPES.pptx
VACUUM PUMPS AND ITS TYPES.pptx
 
COUNTERS.pptx
COUNTERS.pptxCOUNTERS.pptx
COUNTERS.pptx
 
STRING THEORY.pptx
STRING THEORY.pptxSTRING THEORY.pptx
STRING THEORY.pptx
 
Magnetic Dipole Moment & Magnetic susceptibility.pptx
Magnetic Dipole Moment & Magnetic susceptibility.pptxMagnetic Dipole Moment & Magnetic susceptibility.pptx
Magnetic Dipole Moment & Magnetic susceptibility.pptx
 
FERROMAGNETIC AND ANTIFERROMAGNETIC MATERIALS.pptx
FERROMAGNETIC AND ANTIFERROMAGNETIC MATERIALS.pptxFERROMAGNETIC AND ANTIFERROMAGNETIC MATERIALS.pptx
FERROMAGNETIC AND ANTIFERROMAGNETIC MATERIALS.pptx
 
Curie Law For Paramegnatization.pptx
Curie Law For Paramegnatization.pptxCurie Law For Paramegnatization.pptx
Curie Law For Paramegnatization.pptx
 
Thermal conductivity
Thermal conductivityThermal conductivity
Thermal conductivity
 

Dernier

MENTAL STATUS EXAMINATION format.docx
MENTAL     STATUS EXAMINATION format.docxMENTAL     STATUS EXAMINATION format.docx
MENTAL STATUS EXAMINATION format.docxPoojaSen20
 
A Critique of the Proposed National Education Policy Reform
A Critique of the Proposed National Education Policy ReformA Critique of the Proposed National Education Policy Reform
A Critique of the Proposed National Education Policy ReformChameera Dedduwage
 
Paris 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activityParis 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activityGeoBlogs
 
microwave assisted reaction. General introduction
microwave assisted reaction. General introductionmicrowave assisted reaction. General introduction
microwave assisted reaction. General introductionMaksud Ahmed
 
Q4-W6-Restating Informational Text Grade 3
Q4-W6-Restating Informational Text Grade 3Q4-W6-Restating Informational Text Grade 3
Q4-W6-Restating Informational Text Grade 3JemimahLaneBuaron
 
Organic Name Reactions for the students and aspirants of Chemistry12th.pptx
Organic Name Reactions  for the students and aspirants of Chemistry12th.pptxOrganic Name Reactions  for the students and aspirants of Chemistry12th.pptx
Organic Name Reactions for the students and aspirants of Chemistry12th.pptxVS Mahajan Coaching Centre
 
PSYCHIATRIC History collection FORMAT.pptx
PSYCHIATRIC   History collection FORMAT.pptxPSYCHIATRIC   History collection FORMAT.pptx
PSYCHIATRIC History collection FORMAT.pptxPoojaSen20
 
Incoming and Outgoing Shipments in 1 STEP Using Odoo 17
Incoming and Outgoing Shipments in 1 STEP Using Odoo 17Incoming and Outgoing Shipments in 1 STEP Using Odoo 17
Incoming and Outgoing Shipments in 1 STEP Using Odoo 17Celine George
 
_Math 4-Q4 Week 5.pptx Steps in Collecting Data
_Math 4-Q4 Week 5.pptx Steps in Collecting Data_Math 4-Q4 Week 5.pptx Steps in Collecting Data
_Math 4-Q4 Week 5.pptx Steps in Collecting DataJhengPantaleon
 
Grant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy ConsultingGrant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy ConsultingTechSoup
 
18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf
18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf
18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdfssuser54595a
 
Presiding Officer Training module 2024 lok sabha elections
Presiding Officer Training module 2024 lok sabha electionsPresiding Officer Training module 2024 lok sabha elections
Presiding Officer Training module 2024 lok sabha electionsanshu789521
 
Arihant handbook biology for class 11 .pdf
Arihant handbook biology for class 11 .pdfArihant handbook biology for class 11 .pdf
Arihant handbook biology for class 11 .pdfchloefrazer622
 
Micromeritics - Fundamental and Derived Properties of Powders
Micromeritics - Fundamental and Derived Properties of PowdersMicromeritics - Fundamental and Derived Properties of Powders
Micromeritics - Fundamental and Derived Properties of PowdersChitralekhaTherkar
 
Solving Puzzles Benefits Everyone (English).pptx
Solving Puzzles Benefits Everyone (English).pptxSolving Puzzles Benefits Everyone (English).pptx
Solving Puzzles Benefits Everyone (English).pptxOH TEIK BIN
 
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...Krashi Coaching
 
APM Welcome, APM North West Network Conference, Synergies Across Sectors
APM Welcome, APM North West Network Conference, Synergies Across SectorsAPM Welcome, APM North West Network Conference, Synergies Across Sectors
APM Welcome, APM North West Network Conference, Synergies Across SectorsAssociation for Project Management
 
Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)eniolaolutunde
 

Dernier (20)

MENTAL STATUS EXAMINATION format.docx
MENTAL     STATUS EXAMINATION format.docxMENTAL     STATUS EXAMINATION format.docx
MENTAL STATUS EXAMINATION format.docx
 
A Critique of the Proposed National Education Policy Reform
A Critique of the Proposed National Education Policy ReformA Critique of the Proposed National Education Policy Reform
A Critique of the Proposed National Education Policy Reform
 
Paris 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activityParis 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activity
 
microwave assisted reaction. General introduction
microwave assisted reaction. General introductionmicrowave assisted reaction. General introduction
microwave assisted reaction. General introduction
 
Q4-W6-Restating Informational Text Grade 3
Q4-W6-Restating Informational Text Grade 3Q4-W6-Restating Informational Text Grade 3
Q4-W6-Restating Informational Text Grade 3
 
Organic Name Reactions for the students and aspirants of Chemistry12th.pptx
Organic Name Reactions  for the students and aspirants of Chemistry12th.pptxOrganic Name Reactions  for the students and aspirants of Chemistry12th.pptx
Organic Name Reactions for the students and aspirants of Chemistry12th.pptx
 
Model Call Girl in Bikash Puri Delhi reach out to us at 🔝9953056974🔝
Model Call Girl in Bikash Puri  Delhi reach out to us at 🔝9953056974🔝Model Call Girl in Bikash Puri  Delhi reach out to us at 🔝9953056974🔝
Model Call Girl in Bikash Puri Delhi reach out to us at 🔝9953056974🔝
 
PSYCHIATRIC History collection FORMAT.pptx
PSYCHIATRIC   History collection FORMAT.pptxPSYCHIATRIC   History collection FORMAT.pptx
PSYCHIATRIC History collection FORMAT.pptx
 
Incoming and Outgoing Shipments in 1 STEP Using Odoo 17
Incoming and Outgoing Shipments in 1 STEP Using Odoo 17Incoming and Outgoing Shipments in 1 STEP Using Odoo 17
Incoming and Outgoing Shipments in 1 STEP Using Odoo 17
 
_Math 4-Q4 Week 5.pptx Steps in Collecting Data
_Math 4-Q4 Week 5.pptx Steps in Collecting Data_Math 4-Q4 Week 5.pptx Steps in Collecting Data
_Math 4-Q4 Week 5.pptx Steps in Collecting Data
 
Grant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy ConsultingGrant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy Consulting
 
18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf
18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf
18-04-UA_REPORT_MEDIALITERAСY_INDEX-DM_23-1-final-eng.pdf
 
Presiding Officer Training module 2024 lok sabha elections
Presiding Officer Training module 2024 lok sabha electionsPresiding Officer Training module 2024 lok sabha elections
Presiding Officer Training module 2024 lok sabha elections
 
Arihant handbook biology for class 11 .pdf
Arihant handbook biology for class 11 .pdfArihant handbook biology for class 11 .pdf
Arihant handbook biology for class 11 .pdf
 
Micromeritics - Fundamental and Derived Properties of Powders
Micromeritics - Fundamental and Derived Properties of PowdersMicromeritics - Fundamental and Derived Properties of Powders
Micromeritics - Fundamental and Derived Properties of Powders
 
Model Call Girl in Tilak Nagar Delhi reach out to us at 🔝9953056974🔝
Model Call Girl in Tilak Nagar Delhi reach out to us at 🔝9953056974🔝Model Call Girl in Tilak Nagar Delhi reach out to us at 🔝9953056974🔝
Model Call Girl in Tilak Nagar Delhi reach out to us at 🔝9953056974🔝
 
Solving Puzzles Benefits Everyone (English).pptx
Solving Puzzles Benefits Everyone (English).pptxSolving Puzzles Benefits Everyone (English).pptx
Solving Puzzles Benefits Everyone (English).pptx
 
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...
 
APM Welcome, APM North West Network Conference, Synergies Across Sectors
APM Welcome, APM North West Network Conference, Synergies Across SectorsAPM Welcome, APM North West Network Conference, Synergies Across Sectors
APM Welcome, APM North West Network Conference, Synergies Across Sectors
 
Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)
 

Logic gates

  • 2. ABOUT ME CONTACT INFO Tel: (+92) 322 7967172 E-Mail: abubakarmehmood786@yahoo.com SKILLS & LANGUAGE ORIGIN LAB, VIRTUAL LAB, ENDNOTE SOFTWARE, EMATHHELP SOFTWARE , MICROSOFT OFFICE, ADBOBE (PHOTOSHOP & ILUUSTRATOR), ARDUINO SOFTWARE, AMAZON VITUAL ASSISTAN, VIDEO EDITTING, SOCIAL MEDIA ACCOUNT MANAGEMENT URDU, PUNJABI, ENGLISH, ARABIC FOUNDER UCQxAo-GBHUI2l9_LBYicsRw THE CREATOR ACADEMY thecreatorsacademyofficial thecreatorsacademyofficial The Creators Academy ABU BAKAR NATIONALITY : PAKISTAN CITY : SIALKOT, PUNJAB MARITAL STATUS : SINGLE PERSONAL PROFILE BS(HONS) PHYSICS UNIVERSITY OF SIALKOT EDUCATION SOCIAL MEDIA Abubakar Bhutta @_abubakar786 ABU BAKAR @abubakar786786 ABUBAKAR692909
  • 3. CONTENTS o History o Definition o The OR gate o The AND gate o The NOT gate o The NAND gate o The NOR gate o The XOR gate o The XNOR gate o Applications
  • 4. HISTORY  The binary number system was refined by Gottfried Wilhelm Leibniz (published in 1705).  In an 1886 letter, Charles Sanders Peirce described how logical operations could be carried out by electrical switching circuits.
  • 5. INTRODUCTION  Logic gates perform basic logical functions and are the fundamental building blocks of digital integrated circuits. Most logic gates take an input of two binary values, and output a single value of a 1 or 0. LOGIC •Formal logic is a branch of the mathematics that deals with true and false values instead of numbers. •In the mid-19thcentury, George Bool developed many Logic ideas. •Boolean logic deals with equations where the operators are “AND” or “OR” instead of “add” and “multiply”.
  • 6. TYPES OF GATES  AND - True if A and B are both True  OR - True if either A or B is True  NOT - Inverts value: True if input is False; False if input is True  NAND - AND followed by NOT: False only if A and B both are True  NOR - OR followed by NOT: True only if A and B both are False  XOR -The XOR logic gate can be used as a one-bit adder that adds any two bits together to output one bit.  XNOR - An XNOR Gate is a type of digital logic gate that receives two inputs and produces one output. Both inputs are treated with the same logic,
  • 7.
  • 8. • OR gate has two or more inputs and performs what is known as logical addition. • The output of OR gate is low when all inputs are low otherwise all inputs are high. THE OR GATE OPERATION OF OR GATE
  • 10. • An AND gate has two or more inputs and perform what is known as multiplication. • The output of AND gate is high when all inputs are high otherwise all inputs are low. THE AND GATE
  • 11. OPERATION OF AND GATE • An AND gate produces a HIGH output only when all inputs are HIGH. When any of the input is LOW the output is LOW. Therefore the basic purpose of AND gate is to determine when certain conditions are simultaneously true, as indicated by HIGH levels on all of its input and produces a HIGH on its output.
  • 13. LOGICAL EXPRESSION • If the logical expression is, X=A.B
  • 14. • This gate consists of three elements, a transistor and two resistors. It is called the NOT Gate. • Its output is opposite to its input therefore it is also called an Inverter. • It has one input and one output. • Boolean expression of NOT Gate is: A = A NOT GATE TRUTH TABLE
  • 17. • A gate is a device that performs a basic operation on electrical signals • Gates are combined into circuits to perform more complicated tasks • There are three different, but equally powerful, notational methods for describing the behavior ofgates and circuits • Boolean expressions • logic diagrams • truth tables N O R G A T E
  • 19. • Logic diagram: a graphical representation of a circuit • Each type of gate is represented by a specific graphical symbol. Boolean expressions:
  • 20.
  • 21. LOGIC NAND GATE DEFINITION • Acombination of AND gate and NOT gate makes a NAND gate.Its symbolic representation is shown below. NAND GATE COMPONENT • Two ideal p_n junction diode(D1&D2) • Ideal n-P-n transistor
  • 22. THEORY AND CONSTRUCTION • If we connect the output y of AND gate to the input of a NOT gate the gate obtained is called NAND gate. • The output y isvoltage at c w.r.t earth • In boolean expresion the NAND gate is expressed as y=A.B • And is being read as A AND B negated
  • 23. WORKING • The folowing inerference can beeasilydrawn from working of electricalcircuit: a) If switch A &B open (A=0,B=0)hence Y=1. b) If switch Aopen B closed (A=0,B=1)henceY=1 c) If switch A closed B OPEN(A=1,B=0)hence Y=1 d) If switch A&Bare closed (A=1,B=1)hence Y=0 LOGIC SYMBOL AND TRUTH TABLE The graphic symbol for the NAND gate consists of an AND symbol with a bubble on the output, denoting that a complement operation is performed on the output of the AND gate.
  • 24. XOR GATE What is an XOR Gate? • An XOR gate (also known as an EOR, or EXOR gate) – pronounced as Exclusive OR gate – is a digital logic gate that gives a true (i.e. a HIGH or 1) output when the number of true inputs is odd. An XOR gate implements an exclusive OR, i.e., a true output result occurs if one – and only one – of the gate’s inputs is true. If both inputs are false (i.e. LOW or 0) or both inputs are true, the output is false. • XOR represents the inequality function, i.e. the output is true if the inputs are not alike; otherwise, the output is false. A common way to remember the XOR is “must have one or the other, but not both”. • Another way to look at an XOR gate: a modulo sum of two variables in a binary system looks like this:
  • 25. XOR GateTruthTable XOR Gate Circuit Diagram Logical Symbol of XOR Gate
  • 26. What is an XNOR Gate? • The XNOR gate (also known as a XORN’T, ENOR, EXNOR or NXOR) – and pronounced as Exclusive NOR – is a digital logic gate whose function is the logical complement of the exclusive OR gate (XOR gate). Logically, an XNOR gate is a NOT gate followed by an XOR gate. XNOR GateTruthTable XNOR GATE
  • 27. XNOR Gate Circuit Diagram The symbol of the XNOR gate:
  • 29. OR GATE Industrial Plant • Wherever the occurrenceofany oneormorethan one eventis neededtobe detectedorsomeactions are tobe takenaftertheir occurrence,in all thosecasesOR gates canbeused. • In an industrial plant ifoneormorethan oneparameter exceedsthe safevalue,someprotective measureis neededtobedone. • OR gateis usedtodetectexceedoftemperature or pressure andproducecommandsignal for the systemto take requiredactions. • Weare goingtoshowthis with the help ofa diagram.
  • 30.
  • 31. • Microwave oven will only start if the ‘’start’’ button is pressed and the door is closed. • If the ‘’start’’ button is pressed and door is open then the oven will not work and vice versa. • Illustration is given by the diagram. AND GATE MICROWAVE OVEN
  • 32.
  • 33. The NOT gate is also known as an inverter, simply because it changes the input to its opposite (inverts it). • It is used in combination with other gates. • The application discussed here is t h a t of a door closing system of a n automobile. • A car needs to be so designed t h a t the driver gets a visual indication if any of the doors of the car is open so t h a t it helps to avoid accident and injury to the passengers. Assuming there are two doors (just for simplicity, it works for more doors as well) where this system is fitted, the circuit can be designed using a NAND gate as follows • You can see from the figure t h a t when any of the switches is open due to the door position, the NAND gate energies the lamp inside the car, hence warning the driver. NOT GATE Safety Reminder in Cars
  • 35. • When t h e thermistor (sensor for temperatu re) is COLD its resistance is LARGE a n d t h e in p u t to t h e NAND gate is high. • Since t h e NAND gate is connected a s a n INVERTER t h e o u tp u t is LOW. • As t h e thermistor w a r ms u p its resistance decreases, t h e voltage across it falls a n d t h e in p u t to t h e NAND gate falls. • When it becomes low enough t h e o u tp u t becomes HIGH a n d t h e buzzer sounds. NAND GATE Freezer warning buzzer
  • 36. • When the switch is closed (burglar steps on a pressure pad) one input of the NAND gate is LOW. • When the LDR (Light Dependent Resistor) is in the light (the burglar's torch) the other input is LOW. • This means t h a t if either of these things happen, i.e. the switch is closed or the light is on one of the inputs is LOW, the output is HIGH and the buzzer sounds. BURGLAR ALARM NAND Gate
  • 37.