SlideShare une entreprise Scribd logo
1  sur  25
 M. Bilal Khan (BCS02153260)
 Zubair Ali (BCS02153252)
 Muzamil Zafar (BCS02153215)
 Hyper-Threading is a technology used by
some Intel microprocessor’s that allows a
single microprocessor to act like two separate
processors to the operating system and the
application program’s that use it. HT allows
the processor to work more efficiently by
processing two sets of instructions at the
same time, making it look like two logical
processors.
 This enables a processor to perform
tasks faster (usually 25% - 40% speed
increase) than non-HT enabled
processor.
 Adds support for multithreaded code,
and improves reaction and response
times.
 Hyper-threading can boost system performance
by up to 30%. For dual socket systems, hyper-
threading can boost performance by up to
15%. For quad-socket (or higher) systems,
performance testing with and without hyper-
threading enabled is recommended.
 In the diagram below, we see an example of how
processing performance can be improved with Intel HT
Technology. Each 64-bit Intel Xeon processor includes
four execution units per core. With Intel HT
Technology disabled, the core’s execution can only
work on instructions from Thread 1 or from Thread
2. As expected, during many of the clock cycles, some
execution units are idle. With Hyper-Threading
enabled, the execution units can process instructions
from both Thread 1 and Thread 2 simultaneously. In
this example, hyper-threading reduces the required
number of clock cycles from 10 to 7.
 Faster clock speeds are an important
way to deliver more computing
power. But clock speed is only half
the story. The other route to higher
performance is to accomplish more
work on each clock cycle, and that's
where Hyper-Threading Technology
comes in.
 As threads are processed, some of the internal
components of the core called execution units.
 EU’s are frequently idle during each clock cycle.
 By enabling hyper-threading, the execution units
can process instructions from two threads
simultaneously, which means fewer execution
units will be idle during each clock cycle.
 As a result, enabling hyper-threading may
significantly boost system performance.
I. Run demanding applications simultaneously while
maintaining system responsiveness
II. Keep systems protected, efficient, and manageable
while minimizing impact on productivity
III. Provide headroom for future business growth and new
solution capabilities
 The Architecture State consists of registers including the
general-purpose registers, the control registers, the
advanced programmable interrupt controller (APIC)
registers, and some machine state registers.
 In 2002, Intel releases the first Xeon processor
model with Hyper Threading.
 Several goals were at the heart of the micro
architecture design choices made for the Intel
Xeon processor.
 1st goal was to minimize the die area cost of
implementing HT Technology. The die area cost of the
first implementation was less than 5% of the total die
area.
 2nd goal was to ensure that when one logical processor is
stalled the other logical processor could continue to
make forward progress. A logical processor may be
temporarily stalled for a variety of reasons, including
servicing cache misses, handling branch miss
predictions, or waiting for the results of previous
instructions.
 This is accomplished by partitioning the threads.
 3rd goal was to allow a processor running only one
active software thread to run at the same speed on a
processor with HT Technology as on a processor
without this capability.
i. Possible increased speed
up
ii. Uses less space compared
to another core physically
i. Can’t take advantage in
single threaded software.
ii. Increase Power
Consumption
iii. Heat Output
iv. older operating systems
does not support
Thanks to Intel® HT Technology, businesses can:
I. Improve productivity by doing more simultaneously without
slowing down
II. Provide fast response times for Internet and e-commerce
applications, enhancing customer experiences
III. Increase the number of transactions that can be processed
simultaneously
IV. Utilize existing 32-bit application technologies while
maintaining 64-bit future readiness
Intel’s Hyper-Threading Technology brings the
concept of simultaneous multi-threading to the Intel
Architecture. This is a significant new technology
direction for Intel’s future processors. It will become
increasingly important going forward as it adds a new
technique for obtaining additional performance for
lower transistor and power costs.
 The following documents are referenced in this application note,
and provide background or supporting information for
understanding the topics presented in this document.
Intel® 64 and IA-32 Architectures Optimization Reference
Manual
 Using Spin-Loops on Intel® Pentium® 4 Processor and Intel®
Xeon® Processor,
 Intel Application Note AP-949
Intel hyper threading presentation

Contenu connexe

Tendances

Hyper threading technology
Hyper threading technologyHyper threading technology
Hyper threading technologySHASHI SHAW
 
Hyper threading technology
Hyper threading technologyHyper threading technology
Hyper threading technologyIshan Khan
 
Intel new processors
Intel new processorsIntel new processors
Intel new processorszaid_b
 
Implementation of RISC-Based Architecture for Low power applications
Implementation of RISC-Based Architecture for Low power applicationsImplementation of RISC-Based Architecture for Low power applications
Implementation of RISC-Based Architecture for Low power applicationsIOSR Journals
 
Best Practices and Performance Studies for High-Performance Computing Clusters
Best Practices and Performance Studies for High-Performance Computing ClustersBest Practices and Performance Studies for High-Performance Computing Clusters
Best Practices and Performance Studies for High-Performance Computing ClustersIntel® Software
 
Computer architecture multi core processor
Computer architecture multi core processorComputer architecture multi core processor
Computer architecture multi core processorMazin Alwaaly
 
Accelerate Big Data Processing with High-Performance Computing Technologies
Accelerate Big Data Processing with High-Performance Computing TechnologiesAccelerate Big Data Processing with High-Performance Computing Technologies
Accelerate Big Data Processing with High-Performance Computing TechnologiesIntel® Software
 
Multi core processors
Multi core processorsMulti core processors
Multi core processorsNipun Sharma
 
Multiprocessor architecture and programming
Multiprocessor architecture and programmingMultiprocessor architecture and programming
Multiprocessor architecture and programmingRaul Goycoolea Seoane
 
Advanced Techniques for Exploiting ILP
Advanced Techniques for Exploiting ILPAdvanced Techniques for Exploiting ILP
Advanced Techniques for Exploiting ILPA B Shinde
 
Advanced computer architecture lesson 5 and 6
Advanced computer architecture lesson 5 and 6Advanced computer architecture lesson 5 and 6
Advanced computer architecture lesson 5 and 6Ismail Mukiibi
 
Intel core i7 processor
Intel core i7 processorIntel core i7 processor
Intel core i7 processorGautam Kumar
 
Multicore processors and its advantages
Multicore processors and its advantagesMulticore processors and its advantages
Multicore processors and its advantagesNitesh Tudu
 
chap 18 multicore computers
chap 18 multicore computers chap 18 multicore computers
chap 18 multicore computers Sher Shah Merkhel
 

Tendances (20)

Hyper threading
Hyper threadingHyper threading
Hyper threading
 
Hyper threading technology
Hyper threading technologyHyper threading technology
Hyper threading technology
 
Hyper threading technology
Hyper threading technologyHyper threading technology
Hyper threading technology
 
Hyper thread technology
Hyper thread technologyHyper thread technology
Hyper thread technology
 
Intel new processors
Intel new processorsIntel new processors
Intel new processors
 
Implementation of RISC-Based Architecture for Low power applications
Implementation of RISC-Based Architecture for Low power applicationsImplementation of RISC-Based Architecture for Low power applications
Implementation of RISC-Based Architecture for Low power applications
 
Best Practices and Performance Studies for High-Performance Computing Clusters
Best Practices and Performance Studies for High-Performance Computing ClustersBest Practices and Performance Studies for High-Performance Computing Clusters
Best Practices and Performance Studies for High-Performance Computing Clusters
 
Computer architecture multi core processor
Computer architecture multi core processorComputer architecture multi core processor
Computer architecture multi core processor
 
Accelerate Big Data Processing with High-Performance Computing Technologies
Accelerate Big Data Processing with High-Performance Computing TechnologiesAccelerate Big Data Processing with High-Performance Computing Technologies
Accelerate Big Data Processing with High-Performance Computing Technologies
 
Multicore computers
Multicore computersMulticore computers
Multicore computers
 
Multi core processors
Multi core processorsMulti core processors
Multi core processors
 
Multiprocessor architecture and programming
Multiprocessor architecture and programmingMultiprocessor architecture and programming
Multiprocessor architecture and programming
 
1.prallelism
1.prallelism1.prallelism
1.prallelism
 
Advanced Techniques for Exploiting ILP
Advanced Techniques for Exploiting ILPAdvanced Techniques for Exploiting ILP
Advanced Techniques for Exploiting ILP
 
Advanced computer architecture lesson 5 and 6
Advanced computer architecture lesson 5 and 6Advanced computer architecture lesson 5 and 6
Advanced computer architecture lesson 5 and 6
 
Ef35745749
Ef35745749Ef35745749
Ef35745749
 
Intel core i7 processor
Intel core i7 processorIntel core i7 processor
Intel core i7 processor
 
Multicore processors and its advantages
Multicore processors and its advantagesMulticore processors and its advantages
Multicore processors and its advantages
 
chap 18 multicore computers
chap 18 multicore computers chap 18 multicore computers
chap 18 multicore computers
 
VLIW Processors
VLIW ProcessorsVLIW Processors
VLIW Processors
 

Similaire à Intel hyper threading presentation

Intel i7 Technologies
Intel i7 TechnologiesIntel i7 Technologies
Intel i7 TechnologiesBibhu Biswal
 
Instruction Set Extension of a Low-End Reconfigurable Microcontroller in Bit-...
Instruction Set Extension of a Low-End Reconfigurable Microcontroller in Bit-...Instruction Set Extension of a Low-End Reconfigurable Microcontroller in Bit-...
Instruction Set Extension of a Low-End Reconfigurable Microcontroller in Bit-...IJECEIAES
 
Slot29-CH18-MultiCoreComputers-18-slides (1).pptx
Slot29-CH18-MultiCoreComputers-18-slides (1).pptxSlot29-CH18-MultiCoreComputers-18-slides (1).pptx
Slot29-CH18-MultiCoreComputers-18-slides (1).pptxvun24122002
 
A Parallel Computing-a Paradigm to achieve High Performance
A Parallel Computing-a Paradigm to achieve High PerformanceA Parallel Computing-a Paradigm to achieve High Performance
A Parallel Computing-a Paradigm to achieve High PerformanceAM Publications
 
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORS
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORSA REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORS
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORSIRJET Journal
 
Cse viii-advanced-computer-architectures-06cs81-solution
Cse viii-advanced-computer-architectures-06cs81-solutionCse viii-advanced-computer-architectures-06cs81-solution
Cse viii-advanced-computer-architectures-06cs81-solutionShobha Kumar
 
Xeon e5 brief - Israel
Xeon e5 brief - IsraelXeon e5 brief - Israel
Xeon e5 brief - IsraelJoseErWapo
 
Time critical multitasking for multicore
Time critical multitasking for multicoreTime critical multitasking for multicore
Time critical multitasking for multicoreijesajournal
 
Matlab Based High Level Synthesis Engine for Area And Power Efficient Arithme...
Matlab Based High Level Synthesis Engine for Area And Power Efficient Arithme...Matlab Based High Level Synthesis Engine for Area And Power Efficient Arithme...
Matlab Based High Level Synthesis Engine for Area And Power Efficient Arithme...ijceronline
 
TIME CRITICAL MULTITASKING FOR MULTICORE MICROCONTROLLER USING XMOS® KIT
TIME CRITICAL MULTITASKING FOR MULTICORE MICROCONTROLLER USING XMOS® KITTIME CRITICAL MULTITASKING FOR MULTICORE MICROCONTROLLER USING XMOS® KIT
TIME CRITICAL MULTITASKING FOR MULTICORE MICROCONTROLLER USING XMOS® KITijesajournal
 
Ethernet Enabled Digital I/O Control in Embedded Systems
Ethernet Enabled Digital I/O Control in Embedded SystemsEthernet Enabled Digital I/O Control in Embedded Systems
Ethernet Enabled Digital I/O Control in Embedded SystemsIOSR Journals
 
Chapter 4 Microprocessor CPU
Chapter 4 Microprocessor CPUChapter 4 Microprocessor CPU
Chapter 4 Microprocessor CPUaskme
 

Similaire à Intel hyper threading presentation (20)

Intel i7 Technologies
Intel i7 TechnologiesIntel i7 Technologies
Intel i7 Technologies
 
H T T1
H T T1H T T1
H T T1
 
Instruction Set Extension of a Low-End Reconfigurable Microcontroller in Bit-...
Instruction Set Extension of a Low-End Reconfigurable Microcontroller in Bit-...Instruction Set Extension of a Low-End Reconfigurable Microcontroller in Bit-...
Instruction Set Extension of a Low-End Reconfigurable Microcontroller in Bit-...
 
Slot29-CH18-MultiCoreComputers-18-slides (1).pptx
Slot29-CH18-MultiCoreComputers-18-slides (1).pptxSlot29-CH18-MultiCoreComputers-18-slides (1).pptx
Slot29-CH18-MultiCoreComputers-18-slides (1).pptx
 
A Parallel Computing-a Paradigm to achieve High Performance
A Parallel Computing-a Paradigm to achieve High PerformanceA Parallel Computing-a Paradigm to achieve High Performance
A Parallel Computing-a Paradigm to achieve High Performance
 
Hyper-Theading
Hyper-TheadingHyper-Theading
Hyper-Theading
 
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORS
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORSA REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORS
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORS
 
Cse viii-advanced-computer-architectures-06cs81-solution
Cse viii-advanced-computer-architectures-06cs81-solutionCse viii-advanced-computer-architectures-06cs81-solution
Cse viii-advanced-computer-architectures-06cs81-solution
 
Xeon e5 brief - Israel
Xeon e5 brief - IsraelXeon e5 brief - Israel
Xeon e5 brief - Israel
 
Time critical multitasking for multicore
Time critical multitasking for multicoreTime critical multitasking for multicore
Time critical multitasking for multicore
 
IBM Redbooks Product Guide: IBM System x3530 M4
IBM Redbooks Product Guide: IBM System x3530 M4IBM Redbooks Product Guide: IBM System x3530 M4
IBM Redbooks Product Guide: IBM System x3530 M4
 
Matlab Based High Level Synthesis Engine for Area And Power Efficient Arithme...
Matlab Based High Level Synthesis Engine for Area And Power Efficient Arithme...Matlab Based High Level Synthesis Engine for Area And Power Efficient Arithme...
Matlab Based High Level Synthesis Engine for Area And Power Efficient Arithme...
 
TIME CRITICAL MULTITASKING FOR MULTICORE MICROCONTROLLER USING XMOS® KIT
TIME CRITICAL MULTITASKING FOR MULTICORE MICROCONTROLLER USING XMOS® KITTIME CRITICAL MULTITASKING FOR MULTICORE MICROCONTROLLER USING XMOS® KIT
TIME CRITICAL MULTITASKING FOR MULTICORE MICROCONTROLLER USING XMOS® KIT
 
Ijetr042175
Ijetr042175Ijetr042175
Ijetr042175
 
Ethernet Enabled Digital I/O Control in Embedded Systems
Ethernet Enabled Digital I/O Control in Embedded SystemsEthernet Enabled Digital I/O Control in Embedded Systems
Ethernet Enabled Digital I/O Control in Embedded Systems
 
Chapter 4 Microprocessor CPU
Chapter 4 Microprocessor CPUChapter 4 Microprocessor CPU
Chapter 4 Microprocessor CPU
 
IBM Flex System x240 Compute Node (E5-2600 v2)
IBM Flex System x240 Compute Node (E5-2600 v2)IBM Flex System x240 Compute Node (E5-2600 v2)
IBM Flex System x240 Compute Node (E5-2600 v2)
 
IBM Flex System x440 Compute Node
IBM Flex System x440 Compute NodeIBM Flex System x440 Compute Node
IBM Flex System x440 Compute Node
 
EC8791-U5-PPT.pptx
EC8791-U5-PPT.pptxEC8791-U5-PPT.pptx
EC8791-U5-PPT.pptx
 
Training report on embedded sys_AVR
Training report on embedded sys_AVRTraining report on embedded sys_AVR
Training report on embedded sys_AVR
 

Dernier

High Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur EscortsHigh Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur Escortsranjana rawat
 
High Profile Call Girls Nagpur Meera Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Meera Call 7001035870 Meet With Nagpur EscortsHigh Profile Call Girls Nagpur Meera Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Meera Call 7001035870 Meet With Nagpur EscortsCall Girls in Nagpur High Profile
 
University management System project report..pdf
University management System project report..pdfUniversity management System project report..pdf
University management System project report..pdfKamal Acharya
 
BSides Seattle 2024 - Stopping Ethan Hunt From Taking Your Data.pptx
BSides Seattle 2024 - Stopping Ethan Hunt From Taking Your Data.pptxBSides Seattle 2024 - Stopping Ethan Hunt From Taking Your Data.pptx
BSides Seattle 2024 - Stopping Ethan Hunt From Taking Your Data.pptxfenichawla
 
Java Programming :Event Handling(Types of Events)
Java Programming :Event Handling(Types of Events)Java Programming :Event Handling(Types of Events)
Java Programming :Event Handling(Types of Events)simmis5
 
Introduction to IEEE STANDARDS and its different types.pptx
Introduction to IEEE STANDARDS and its different types.pptxIntroduction to IEEE STANDARDS and its different types.pptx
Introduction to IEEE STANDARDS and its different types.pptxupamatechverse
 
ONLINE FOOD ORDER SYSTEM PROJECT REPORT.pdf
ONLINE FOOD ORDER SYSTEM PROJECT REPORT.pdfONLINE FOOD ORDER SYSTEM PROJECT REPORT.pdf
ONLINE FOOD ORDER SYSTEM PROJECT REPORT.pdfKamal Acharya
 
Russian Call Girls in Nagpur Grishma Call 7001035870 Meet With Nagpur Escorts
Russian Call Girls in Nagpur Grishma Call 7001035870 Meet With Nagpur EscortsRussian Call Girls in Nagpur Grishma Call 7001035870 Meet With Nagpur Escorts
Russian Call Girls in Nagpur Grishma Call 7001035870 Meet With Nagpur EscortsCall Girls in Nagpur High Profile
 
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...Dr.Costas Sachpazis
 
The Most Attractive Pune Call Girls Budhwar Peth 8250192130 Will You Miss Thi...
The Most Attractive Pune Call Girls Budhwar Peth 8250192130 Will You Miss Thi...The Most Attractive Pune Call Girls Budhwar Peth 8250192130 Will You Miss Thi...
The Most Attractive Pune Call Girls Budhwar Peth 8250192130 Will You Miss Thi...ranjana rawat
 
Introduction to Multiple Access Protocol.pptx
Introduction to Multiple Access Protocol.pptxIntroduction to Multiple Access Protocol.pptx
Introduction to Multiple Access Protocol.pptxupamatechverse
 
Introduction and different types of Ethernet.pptx
Introduction and different types of Ethernet.pptxIntroduction and different types of Ethernet.pptx
Introduction and different types of Ethernet.pptxupamatechverse
 
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINEMANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINESIVASHANKAR N
 
KubeKraft presentation @CloudNativeHooghly
KubeKraft presentation @CloudNativeHooghlyKubeKraft presentation @CloudNativeHooghly
KubeKraft presentation @CloudNativeHooghlysanyuktamishra911
 
(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...ranjana rawat
 
(PRIYA) Rajgurunagar Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(PRIYA) Rajgurunagar Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...(PRIYA) Rajgurunagar Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(PRIYA) Rajgurunagar Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...ranjana rawat
 
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...Christo Ananth
 
Top Rated Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
Top Rated  Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...Top Rated  Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
Top Rated Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...Call Girls in Nagpur High Profile
 

Dernier (20)

DJARUM4D - SLOT GACOR ONLINE | SLOT DEMO ONLINE
DJARUM4D - SLOT GACOR ONLINE | SLOT DEMO ONLINEDJARUM4D - SLOT GACOR ONLINE | SLOT DEMO ONLINE
DJARUM4D - SLOT GACOR ONLINE | SLOT DEMO ONLINE
 
High Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur EscortsHigh Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur Escorts
 
High Profile Call Girls Nagpur Meera Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Meera Call 7001035870 Meet With Nagpur EscortsHigh Profile Call Girls Nagpur Meera Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Meera Call 7001035870 Meet With Nagpur Escorts
 
University management System project report..pdf
University management System project report..pdfUniversity management System project report..pdf
University management System project report..pdf
 
BSides Seattle 2024 - Stopping Ethan Hunt From Taking Your Data.pptx
BSides Seattle 2024 - Stopping Ethan Hunt From Taking Your Data.pptxBSides Seattle 2024 - Stopping Ethan Hunt From Taking Your Data.pptx
BSides Seattle 2024 - Stopping Ethan Hunt From Taking Your Data.pptx
 
Java Programming :Event Handling(Types of Events)
Java Programming :Event Handling(Types of Events)Java Programming :Event Handling(Types of Events)
Java Programming :Event Handling(Types of Events)
 
Introduction to IEEE STANDARDS and its different types.pptx
Introduction to IEEE STANDARDS and its different types.pptxIntroduction to IEEE STANDARDS and its different types.pptx
Introduction to IEEE STANDARDS and its different types.pptx
 
ONLINE FOOD ORDER SYSTEM PROJECT REPORT.pdf
ONLINE FOOD ORDER SYSTEM PROJECT REPORT.pdfONLINE FOOD ORDER SYSTEM PROJECT REPORT.pdf
ONLINE FOOD ORDER SYSTEM PROJECT REPORT.pdf
 
Russian Call Girls in Nagpur Grishma Call 7001035870 Meet With Nagpur Escorts
Russian Call Girls in Nagpur Grishma Call 7001035870 Meet With Nagpur EscortsRussian Call Girls in Nagpur Grishma Call 7001035870 Meet With Nagpur Escorts
Russian Call Girls in Nagpur Grishma Call 7001035870 Meet With Nagpur Escorts
 
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
 
The Most Attractive Pune Call Girls Budhwar Peth 8250192130 Will You Miss Thi...
The Most Attractive Pune Call Girls Budhwar Peth 8250192130 Will You Miss Thi...The Most Attractive Pune Call Girls Budhwar Peth 8250192130 Will You Miss Thi...
The Most Attractive Pune Call Girls Budhwar Peth 8250192130 Will You Miss Thi...
 
Introduction to Multiple Access Protocol.pptx
Introduction to Multiple Access Protocol.pptxIntroduction to Multiple Access Protocol.pptx
Introduction to Multiple Access Protocol.pptx
 
Roadmap to Membership of RICS - Pathways and Routes
Roadmap to Membership of RICS - Pathways and RoutesRoadmap to Membership of RICS - Pathways and Routes
Roadmap to Membership of RICS - Pathways and Routes
 
Introduction and different types of Ethernet.pptx
Introduction and different types of Ethernet.pptxIntroduction and different types of Ethernet.pptx
Introduction and different types of Ethernet.pptx
 
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINEMANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
 
KubeKraft presentation @CloudNativeHooghly
KubeKraft presentation @CloudNativeHooghlyKubeKraft presentation @CloudNativeHooghly
KubeKraft presentation @CloudNativeHooghly
 
(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
 
(PRIYA) Rajgurunagar Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(PRIYA) Rajgurunagar Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...(PRIYA) Rajgurunagar Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(PRIYA) Rajgurunagar Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
 
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
 
Top Rated Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
Top Rated  Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...Top Rated  Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
Top Rated Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
 

Intel hyper threading presentation

  • 1.
  • 2.  M. Bilal Khan (BCS02153260)  Zubair Ali (BCS02153252)  Muzamil Zafar (BCS02153215)
  • 3.
  • 4.  Hyper-Threading is a technology used by some Intel microprocessor’s that allows a single microprocessor to act like two separate processors to the operating system and the application program’s that use it. HT allows the processor to work more efficiently by processing two sets of instructions at the same time, making it look like two logical processors.
  • 5.  This enables a processor to perform tasks faster (usually 25% - 40% speed increase) than non-HT enabled processor.  Adds support for multithreaded code, and improves reaction and response times.
  • 6.  Hyper-threading can boost system performance by up to 30%. For dual socket systems, hyper- threading can boost performance by up to 15%. For quad-socket (or higher) systems, performance testing with and without hyper- threading enabled is recommended.
  • 7.  In the diagram below, we see an example of how processing performance can be improved with Intel HT Technology. Each 64-bit Intel Xeon processor includes four execution units per core. With Intel HT Technology disabled, the core’s execution can only work on instructions from Thread 1 or from Thread 2. As expected, during many of the clock cycles, some execution units are idle. With Hyper-Threading enabled, the execution units can process instructions from both Thread 1 and Thread 2 simultaneously. In this example, hyper-threading reduces the required number of clock cycles from 10 to 7.
  • 8.
  • 9.  Faster clock speeds are an important way to deliver more computing power. But clock speed is only half the story. The other route to higher performance is to accomplish more work on each clock cycle, and that's where Hyper-Threading Technology comes in.
  • 10.
  • 11.  As threads are processed, some of the internal components of the core called execution units.  EU’s are frequently idle during each clock cycle.  By enabling hyper-threading, the execution units can process instructions from two threads simultaneously, which means fewer execution units will be idle during each clock cycle.  As a result, enabling hyper-threading may significantly boost system performance.
  • 12.
  • 13. I. Run demanding applications simultaneously while maintaining system responsiveness II. Keep systems protected, efficient, and manageable while minimizing impact on productivity III. Provide headroom for future business growth and new solution capabilities
  • 14.  The Architecture State consists of registers including the general-purpose registers, the control registers, the advanced programmable interrupt controller (APIC) registers, and some machine state registers.
  • 15.
  • 16.  In 2002, Intel releases the first Xeon processor model with Hyper Threading.  Several goals were at the heart of the micro architecture design choices made for the Intel Xeon processor.
  • 17.  1st goal was to minimize the die area cost of implementing HT Technology. The die area cost of the first implementation was less than 5% of the total die area.
  • 18.  2nd goal was to ensure that when one logical processor is stalled the other logical processor could continue to make forward progress. A logical processor may be temporarily stalled for a variety of reasons, including servicing cache misses, handling branch miss predictions, or waiting for the results of previous instructions.  This is accomplished by partitioning the threads.
  • 19.  3rd goal was to allow a processor running only one active software thread to run at the same speed on a processor with HT Technology as on a processor without this capability.
  • 20. i. Possible increased speed up ii. Uses less space compared to another core physically i. Can’t take advantage in single threaded software. ii. Increase Power Consumption iii. Heat Output iv. older operating systems does not support
  • 21. Thanks to Intel® HT Technology, businesses can: I. Improve productivity by doing more simultaneously without slowing down II. Provide fast response times for Internet and e-commerce applications, enhancing customer experiences III. Increase the number of transactions that can be processed simultaneously IV. Utilize existing 32-bit application technologies while maintaining 64-bit future readiness
  • 22.
  • 23. Intel’s Hyper-Threading Technology brings the concept of simultaneous multi-threading to the Intel Architecture. This is a significant new technology direction for Intel’s future processors. It will become increasingly important going forward as it adds a new technique for obtaining additional performance for lower transistor and power costs.
  • 24.  The following documents are referenced in this application note, and provide background or supporting information for understanding the topics presented in this document. Intel® 64 and IA-32 Architectures Optimization Reference Manual  Using Spin-Loops on Intel® Pentium® 4 Processor and Intel® Xeon® Processor,  Intel Application Note AP-949