SlideShare une entreprise Scribd logo
1  sur  46
2.2 PERFORM
OPERATION WITH
BOOLEAN ALGEBRA
2.2.1 Define logic gates
• A logic gate performs a logical operation
on one or more logic inputs and produces
a single logic output and most commonly
found at digital circuits.
2.2.2 Explain the operation of logic gates.
2.2.3 Draw logic symbols for gates.
2.2.4 Construct truth table of logic gates.
AND Gate
• Logic Symbol, Truth Table And Logic
Expression
YXZX
0 0
10
Y
01
11
0
0
0
1
Logic Symbol
Truth Table
Logic Expression
OR Gate
• Logic Symbol, Truth Table And Logic
Expression
YXZX
0 0
10
Y
01
11
0
1
1
1
Logic Symbol
Truth Table
Logic Expression
Inverter/Not Gate
• Logic Symbol, Truth Table And Logic
Expression
XZX
0 1
01
Logic Symbol
Truth Table
Logic Expression
NOR
• Logic Symbol, Truth Table And Logic
Expression
YXZX
0 0
10
Y
01
11
1
0
0
0
YXZ
X
Y
Logic Symbol
Truth Table
Logic Expression
NAND
• Logic Symbol, Truth Table And Logic Expression
YXZX
0 0
10
Y
01
11
1
1
1
0
YXZ
X
Y Logic Symbol
Truth Table
Logic Expression
XOR
• Logic Symbol, Truth Table And Logic Expression
YXZX
0 0
10
Y
01
11
0
1
1
0
YXZ
X
Y
1) Result is „1‟ when exactly one input is „1‟
2) The output is always 1 when we have a different set of
input
Logic Symbol
Truth Table
Logic Expression
XNOR
• Logic Symbol, Truth Table And Logic Expression
YXZX
0 0
10
Y
01
11
1
0
0
1
YXZ
X
Y
Result is „1‟ when both inputs are the same logic
Logic Symbol
Truth Table
Logic Expression
2.3 Build sequential logic circuit
• Circuits whose outputs depends not only on the present
input value but also the past input value are known
as sequential logic circuits.
• Are circuits that contain memory element.
• Example: flip-flop
2.3.1 Define sequential logic circuit.
2.3.2 Differentiate between combinational logic
circuit and sequential logic circuit
• Combinational Logic Circuit –
refers to circuits whose output is strictly
depended on the present value of the inputs.
Example: logic gates
• Sequential Logic Circuit-
Circuits whose outputs depends not only on
the present input value but also the past input
value are known as sequential logic circuits.
Example: flip-flop
2.3.3 Describe Flip Flop
• Is a logic circuit that has two stable states
or memory where one state is compliment
with other state.
• can be divided into common types either
synchronous(clock) or asynchronous (no
clock):
2.3.4 List the types of flip-flop:
a. SR flip – flop (SR- set reset)
b. Clocked SR flip – flop
c. JK flip – flop
d. T flip flop (Toggle)
e. D flip flop (Delay or Data)
2.3.5 Build SR, JK, T and D flip flop
using logic gates.
2.3.6 Draw the symbol and truth
table of SR, JK, T and D flip –flop.
1.SR FLIP FLOP
• Can build from NOR or NAND gate.
From NOR gate From NAND gate
S
R
Q
Q
S
R
Q
Q
S R Keluaran (Q)
0 0 Tak logik
0 1 1 (set)
1 0 0(reset)
1 1 Tak ubah
S R Keluaran (Q)
0 0 Tak ubah
0 1 0 (reset)
1 0 1 (set)
1 1 Tak logik
symbol
Con‟t
Timing digram for Flip-Flop SR-get NOR Timing digram for Flip-Flop SR-get NAND
S
R
Q
T1 T2 T3 T4 T5 T6
2) CLOCKED SR FLIP FLOP
From NOR gate From NAND gate
Timing diagram for SR flip flop with clock
S
KLOK
R
Q
Q
S
KLOK
R
Q
Q
S
R
klok
Q
keadaanawal
set
takubah
reset
reset
takubah
set
3) JK FLIP FLOP
Truth table
Timing Digram
nQ
J
K
clock
Q
t.ubah set t.ubah toggle reset t.ubah
Klok J K Qn+1
1 0 0 Qn
1 0 1 0
1 1 0 1
1 1 1 nQ
symbol
4) T FLIP FLOP
JAM T Qn Qn+1 CATATA
N
1 0 0 0 Tak Ubah
1 0 1 1 Tak Ubah
1 1 1 0 Toggle
1 1 0 1 Toggle
JAM T Qn+1
1 0 Qn
1 1 nQ
T
clock
Q
Logic Symbol Logic circuit
Truth table
Truth table
Timing diagram
5) D Flip flop
Jam D Qn+1
0 0
0 1
1 0 0
1 1 1
nQ
nQ D Qn+1
0 0
1 1
D
clock
Q
Symbol Circuit
Truth table
Timing diagram
COMBINATIONAL LOGIC CIRCUIT
• refers to circuits whose output is strictly
depended on the present value of the inputs
• Are made of logic gates with no feedback.
• To design combinational logic circuit, we need to
know about basic logic equation :
– If sign “+” between two or more variables, it
means all variables using OR gate. For
example : A + B + C
– If sign “.” between two or more variables, it
means all variables using AND gate
operation. For example : A.B.C
Example :
• Given logic equation Y = A . B + A . B. Draw the logic
diagram base on the equation.
Solution
• the equation has 2 variables A and B.
• reference A . B used AND gate and A used NOT gate
• reference A . B used AND gate
• Finally, both reference used OR gate to form equation of
Y
Boolean Theorem
• Basic Rules
1. A + 0 = A
2. A + 1 = 1
5. A . 0 = 0
6. A . 1 = A
3. A + A = A
7. A . A = A
4. A + A = 1
8. A . A = 0
9. A = A
=
10. A + AB = A
12. (A + B)(A + C) = A + BC
11. A + AB = A + B
BOOLEAN THEOREMS
XXX
X
XX
XX
XXX
X
X
.7
11.6
0.5
0.4
.3
X1.2
00.1
XZWZXYWYZYXWb
XZXYZYXa
XYZZXYYZX
ZYXZYXZYX
XYYX
XYYX
XX
.13
.13
.12
.11
.10
.9
1.8
AA
YXXY
YXYX
YXYXX
XXYX
.18
.17
.16
.15
.14
Boolean Simplification -
Example
• Using Boolean theorem, Simplify the
expression:
)()( CBBCBAAB
• Apply distributive law,
BCBBACABAB
• Apply rule 7 (BB = B), and rule 5 (AB + AB = AB)
BACAB
• Apply rule 10 (B + BC = B)
BCBACAB
Boolean Simplification -
Example
BACAB
• Apply rule 10 (AB + B = B)
ACB
At this point, the expression is simplified as much
as possible
Original expression is )()( CBBCBAAB
Which is logically equal to ACB
In terms of design, what is the advantage of
Boolean simplification?
Boolean Simplification -
Example
Original expression is )()( CBBCBAAB
Which is logically equal to ACB Faster
Compact design
Lower cost
A
B
C
A
B
C
DeMorgan‟s Theorem
• The complement of a product of variables
is equal to the sum of the complemented
variables
AB = A + B
A + B
A
B
AB
A
B
NAND Negative-OR
BAA
0 0
10
B
01
11
1
1
1
0
BA
1
1
1
0
Theorem 1
DeMorgan‟s Theorem
BAA
0 0
10
B
01
11
1
0
0
0
BA
1
0
0
0
Theorem 2
AB
A
B
A + B
A
B
NOR Negative-AND
A + B = A . B
Example 1:
• Given Z = A + B . C .Simplified the equation
below using De‟ Morgan Theorem.
Solution;
Z = A + B.C
= A . B.C
= A .( B+C)
= A . (B+C)
Example 2:
• Given Z = (A + C).(B+D) .Simplified the
equation below using De‟ Morgan Theorem.
Solution :
Z = (A + C) . (B + D)
= (A + C) + (B + D)
= (A . C) + (B . D)
= AC + BD
Sum-of-Products
• SOP expressions consist of two or more AND
terms (products) that are ORed together
• In SOP an inversion cannot cover more than
one variable in a term
Example:
• ABC + ABC
• A B + A B + A B
• A B C + A B C
• A B + A B C + C D + C
Product-of-Sums
• POS expressions consist of two or more
OR terms (sums) that are ANDed together
• Example:
– X = (A + B + C)(A + C)
– X = (A + B)(C + D)F
– X = ( A + B ) . ( B + C )
– X = ( B + C + D ) . ( B C + E )
– X = ( A + C ) . ( B + E ). ( C + B )
Karnaugh Map Method
• A graphical method of simplifying logic
equations or truth tables.
• Also called a K map.
• Theoretically can be used for any number
of input variables, but practically limited to
5 or 6 variables.
Karnaugh Map Method
• The truth table values are placed in the
K map.
• Adjacent K map square differ in only
one variable both horizontally and
vertically.
• The pattern from top to bottom and left
to right must be in the form
• A SOP expression can be obtained by
ORing all squares that contain a 1.
Karnaugh Map Method
• Looping adjacent groups of 2, 4, or 8 1s will
result in further simplification.
• When the largest possible groups have been
looped, only the common terms are placed in
the final expression.
• Looping may also be wrapped between top,
bottom, and sides.
• Looping a pair (or quad or octet and so on) of
adjacent 1s in a K map eliminates the variable
that appears in complemented and
uncomplemented form.
Karnaugh maps and truth tables for (a) two, (b)
three, and (c) four variables.
Examples of looping pairs of adjacent 1s.
Examples of looping groups of fours 1s (quads).
Examples of looping groups of eight 1s (octets).
Karnaugh Map Method
• Complete K map simplification process
– Construct the K map, place 1s as indicated in the truth
table.
– Loop 1s that are not adjacent to any other 1s. (Isolated
1s)
– Loop 1s that are in pairs
– Loop 1s in octets even if they have already been
looped.
– Loop quads that have one or more 1s not already
looped. (Use minimum number of loops)
– Loop any pairs necessary to include 1s not already
looped.
– Form the OR sum of terms generated by each loop.
Examples :
Example : The same K map with two equally good
solutions.
Example :
• Use a K map to simplify:
Y = C(ABD + D) + ABC + D
SOLUTION :

Contenu connexe

Tendances

Tendances (20)

BOOLEAN ALGEBRA & LOGIC GATE
BOOLEAN ALGEBRA & LOGIC GATEBOOLEAN ALGEBRA & LOGIC GATE
BOOLEAN ALGEBRA & LOGIC GATE
 
Fabrication steps of IC
Fabrication steps of ICFabrication steps of IC
Fabrication steps of IC
 
Logic gates and NAND and NOR univarsal gates
Logic gates and NAND and NOR univarsal gatesLogic gates and NAND and NOR univarsal gates
Logic gates and NAND and NOR univarsal gates
 
Chapter 4: Combinational Logic
Chapter 4: Combinational LogicChapter 4: Combinational Logic
Chapter 4: Combinational Logic
 
Combinational Circuits & Sequential Circuits
Combinational Circuits & Sequential CircuitsCombinational Circuits & Sequential Circuits
Combinational Circuits & Sequential Circuits
 
Verilog coding of mux 8 x1
Verilog coding of mux  8 x1Verilog coding of mux  8 x1
Verilog coding of mux 8 x1
 
Representation of Integers
Representation of IntegersRepresentation of Integers
Representation of Integers
 
sequential circuits
sequential circuitssequential circuits
sequential circuits
 
BOOLEAN ALGEBRA AND LOGIC GATE
BOOLEAN ALGEBRA AND LOGIC GATE BOOLEAN ALGEBRA AND LOGIC GATE
BOOLEAN ALGEBRA AND LOGIC GATE
 
Sequential circuits
Sequential circuitsSequential circuits
Sequential circuits
 
Basic theorems and properties of boolean algebra
Basic theorems and properties of boolean algebraBasic theorems and properties of boolean algebra
Basic theorems and properties of boolean algebra
 
Demultiplexer
DemultiplexerDemultiplexer
Demultiplexer
 
Digital Logic Circuits
Digital Logic CircuitsDigital Logic Circuits
Digital Logic Circuits
 
13 Boolean Algebra
13 Boolean Algebra13 Boolean Algebra
13 Boolean Algebra
 
boolean algebra and logic simplification
boolean algebra and logic simplificationboolean algebra and logic simplification
boolean algebra and logic simplification
 
decoder and encoder
 decoder and encoder decoder and encoder
decoder and encoder
 
Combinational circuits
Combinational circuits Combinational circuits
Combinational circuits
 
PAL And PLA ROM
PAL And PLA ROMPAL And PLA ROM
PAL And PLA ROM
 
Combinational and sequential logic
Combinational and sequential logicCombinational and sequential logic
Combinational and sequential logic
 
Logic gates
Logic gatesLogic gates
Logic gates
 

En vedette

Boolean algebra And Logic Gates
Boolean algebra And Logic GatesBoolean algebra And Logic Gates
Boolean algebra And Logic Gates
Kumar
 
Basic gates and boolean algebra
Basic gates and boolean algebraBasic gates and boolean algebra
Basic gates and boolean algebra
Sudheesh S Madhav
 
Kmap Slideshare
Kmap SlideshareKmap Slideshare
Kmap Slideshare
tech4us
 
Divide and conquer 1
Divide and conquer 1Divide and conquer 1
Divide and conquer 1
Kumar
 
Ch4 Boolean Algebra And Logic Simplication1
Ch4 Boolean Algebra And Logic Simplication1Ch4 Boolean Algebra And Logic Simplication1
Ch4 Boolean Algebra And Logic Simplication1
Qundeel
 
Boolean algebra
Boolean algebraBoolean algebra
Boolean algebra
Gagan Deep
 

En vedette (15)

Boolean algebra And Logic Gates
Boolean algebra And Logic GatesBoolean algebra And Logic Gates
Boolean algebra And Logic Gates
 
Digital design chap 2
Digital design    chap 2Digital design    chap 2
Digital design chap 2
 
Static Noise margin
Static Noise margin Static Noise margin
Static Noise margin
 
kmap
kmapkmap
kmap
 
Need of Decoupling Capacitor
Need of Decoupling CapacitorNeed of Decoupling Capacitor
Need of Decoupling Capacitor
 
Basic gates and boolean algebra
Basic gates and boolean algebraBasic gates and boolean algebra
Basic gates and boolean algebra
 
Dee2034 chapter 2 boolean algebra part a
Dee2034 chapter 2 boolean algebra part aDee2034 chapter 2 boolean algebra part a
Dee2034 chapter 2 boolean algebra part a
 
Kmap Slideshare
Kmap SlideshareKmap Slideshare
Kmap Slideshare
 
Karnaugh Mapping Explained
Karnaugh Mapping ExplainedKarnaugh Mapping Explained
Karnaugh Mapping Explained
 
digital logic design Chapter 2 boolean_algebra_&_logic_gates
digital logic design Chapter 2 boolean_algebra_&_logic_gatesdigital logic design Chapter 2 boolean_algebra_&_logic_gates
digital logic design Chapter 2 boolean_algebra_&_logic_gates
 
Divide and conquer 1
Divide and conquer 1Divide and conquer 1
Divide and conquer 1
 
Ch4 Boolean Algebra And Logic Simplication1
Ch4 Boolean Algebra And Logic Simplication1Ch4 Boolean Algebra And Logic Simplication1
Ch4 Boolean Algebra And Logic Simplication1
 
Digital logic gates and Boolean algebra
Digital logic gates and Boolean algebraDigital logic gates and Boolean algebra
Digital logic gates and Boolean algebra
 
Boolean algebra
Boolean algebraBoolean algebra
Boolean algebra
 
Counters
CountersCounters
Counters
 

Similaire à Chapter 2 Boolean Algebra (part 2)

Computer Organization1CS1400Feng JiangBoolean al.docx
Computer Organization1CS1400Feng JiangBoolean al.docxComputer Organization1CS1400Feng JiangBoolean al.docx
Computer Organization1CS1400Feng JiangBoolean al.docx
ladonnacamplin
 

Similaire à Chapter 2 Boolean Algebra (part 2) (20)

Number_Systems_and_Boolean_Algebra.ppt
Number_Systems_and_Boolean_Algebra.pptNumber_Systems_and_Boolean_Algebra.ppt
Number_Systems_and_Boolean_Algebra.ppt
 
Computer Organization1CS1400Feng JiangBoolean al.docx
Computer Organization1CS1400Feng JiangBoolean al.docxComputer Organization1CS1400Feng JiangBoolean al.docx
Computer Organization1CS1400Feng JiangBoolean al.docx
 
Principles of Combinational Logic-1
Principles of Combinational Logic-1Principles of Combinational Logic-1
Principles of Combinational Logic-1
 
Chapter 03 Boolean Algebra and Combinational Logic
Chapter 03 Boolean Algebra and Combinational LogicChapter 03 Boolean Algebra and Combinational Logic
Chapter 03 Boolean Algebra and Combinational Logic
 
Digital logic
Digital logicDigital logic
Digital logic
 
Boolean Algebra
Boolean AlgebraBoolean Algebra
Boolean Algebra
 
9402730.ppt
9402730.ppt9402730.ppt
9402730.ppt
 
Unit 2 Boolean Algebra and Logic Gates.pdf
Unit 2 Boolean Algebra and Logic Gates.pdfUnit 2 Boolean Algebra and Logic Gates.pdf
Unit 2 Boolean Algebra and Logic Gates.pdf
 
B sc cs i bo-de u-ii logic gates
B sc cs i bo-de u-ii logic gatesB sc cs i bo-de u-ii logic gates
B sc cs i bo-de u-ii logic gates
 
UNIT1-part2.pptx
UNIT1-part2.pptxUNIT1-part2.pptx
UNIT1-part2.pptx
 
Digital Electronics Unit_1.pptx
Digital Electronics Unit_1.pptxDigital Electronics Unit_1.pptx
Digital Electronics Unit_1.pptx
 
Digital Electronics basics book1_pdf.pdf
Digital Electronics basics book1_pdf.pdfDigital Electronics basics book1_pdf.pdf
Digital Electronics basics book1_pdf.pdf
 
3,EEng k-map.pdf
3,EEng k-map.pdf3,EEng k-map.pdf
3,EEng k-map.pdf
 
Lect 2 boolean algebra (4 5-21)
Lect 2 boolean algebra (4 5-21)Lect 2 boolean algebra (4 5-21)
Lect 2 boolean algebra (4 5-21)
 
booleanalgebra-140914001141-phpapp01 (1).ppt
booleanalgebra-140914001141-phpapp01 (1).pptbooleanalgebra-140914001141-phpapp01 (1).ppt
booleanalgebra-140914001141-phpapp01 (1).ppt
 
14 Lec11 2003
14 Lec11 200314 Lec11 2003
14 Lec11 2003
 
3306565.ppt
3306565.ppt3306565.ppt
3306565.ppt
 
NOTA TOPIK 2_SSK20152 (3).pptx
NOTA TOPIK 2_SSK20152 (3).pptxNOTA TOPIK 2_SSK20152 (3).pptx
NOTA TOPIK 2_SSK20152 (3).pptx
 
Digital systems logicgates-booleanalgebra
Digital systems logicgates-booleanalgebraDigital systems logicgates-booleanalgebra
Digital systems logicgates-booleanalgebra
 
CH3_Gate Level Minimization.pdf
CH3_Gate Level Minimization.pdfCH3_Gate Level Minimization.pdf
CH3_Gate Level Minimization.pdf
 

Plus de Frankie Jones

Chapter 3 Computer Organization
Chapter 3 Computer OrganizationChapter 3 Computer Organization
Chapter 3 Computer Organization
Frankie Jones
 
Type header file in c++ and its function
Type header file in c++ and its functionType header file in c++ and its function
Type header file in c++ and its function
Frankie Jones
 
Occupancy calculation form
Occupancy calculation formOccupancy calculation form
Occupancy calculation form
Frankie Jones
 

Plus de Frankie Jones (14)

Dbm2013 engineering mathematics 3 june 2017
Dbm2013  engineering mathematics 3 june 2017Dbm2013  engineering mathematics 3 june 2017
Dbm2013 engineering mathematics 3 june 2017
 
Basic concepts of information technology and the internet
Basic concepts of information technology and the internetBasic concepts of information technology and the internet
Basic concepts of information technology and the internet
 
2.1 Understand problem solving concept
2.1 Understand problem solving concept2.1 Understand problem solving concept
2.1 Understand problem solving concept
 
2.3 Apply the different types of algorithm to solve problem
2.3 Apply the different types of algorithm to solve problem2.3 Apply the different types of algorithm to solve problem
2.3 Apply the different types of algorithm to solve problem
 
2.2 Demonstrate the understanding of Programming Life Cycle
2.2 Demonstrate the understanding of Programming Life Cycle2.2 Demonstrate the understanding of Programming Life Cycle
2.2 Demonstrate the understanding of Programming Life Cycle
 
Introduction to programming principles languages
Introduction to programming principles languagesIntroduction to programming principles languages
Introduction to programming principles languages
 
Chapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMING
Chapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMINGChapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMING
Chapter 3 INSTRUCTION SET AND ASSEMBLY LANGUAGE PROGRAMMING
 
Chapter 3 Computer Organization
Chapter 3 Computer OrganizationChapter 3 Computer Organization
Chapter 3 Computer Organization
 
Chapter 2 Data Representation on CPU (part 1)
Chapter 2 Data Representation on CPU (part 1)Chapter 2 Data Representation on CPU (part 1)
Chapter 2 Data Representation on CPU (part 1)
 
Chapter 1 computer hardware and flow of information
Chapter 1 computer hardware and flow of informationChapter 1 computer hardware and flow of information
Chapter 1 computer hardware and flow of information
 
Operator precedence
Operator precedenceOperator precedence
Operator precedence
 
Type header file in c++ and its function
Type header file in c++ and its functionType header file in c++ and its function
Type header file in c++ and its function
 
Multimedia storyboard template
Multimedia storyboard templateMultimedia storyboard template
Multimedia storyboard template
 
Occupancy calculation form
Occupancy calculation formOccupancy calculation form
Occupancy calculation form
 

Dernier

Architecting Cloud Native Applications
Architecting Cloud Native ApplicationsArchitecting Cloud Native Applications
Architecting Cloud Native Applications
WSO2
 
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers:  A Deep Dive into Serverless Spatial Data and FMECloud Frontiers:  A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Safe Software
 
Why Teams call analytics are critical to your entire business
Why Teams call analytics are critical to your entire businessWhy Teams call analytics are critical to your entire business
Why Teams call analytics are critical to your entire business
panagenda
 

Dernier (20)

2024: Domino Containers - The Next Step. News from the Domino Container commu...
2024: Domino Containers - The Next Step. News from the Domino Container commu...2024: Domino Containers - The Next Step. News from the Domino Container commu...
2024: Domino Containers - The Next Step. News from the Domino Container commu...
 
Automating Google Workspace (GWS) & more with Apps Script
Automating Google Workspace (GWS) & more with Apps ScriptAutomating Google Workspace (GWS) & more with Apps Script
Automating Google Workspace (GWS) & more with Apps Script
 
Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...
Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...
Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...
 
Exploring the Future Potential of AI-Enabled Smartphone Processors
Exploring the Future Potential of AI-Enabled Smartphone ProcessorsExploring the Future Potential of AI-Enabled Smartphone Processors
Exploring the Future Potential of AI-Enabled Smartphone Processors
 
Architecting Cloud Native Applications
Architecting Cloud Native ApplicationsArchitecting Cloud Native Applications
Architecting Cloud Native Applications
 
Polkadot JAM Slides - Token2049 - By Dr. Gavin Wood
Polkadot JAM Slides - Token2049 - By Dr. Gavin WoodPolkadot JAM Slides - Token2049 - By Dr. Gavin Wood
Polkadot JAM Slides - Token2049 - By Dr. Gavin Wood
 
Apidays Singapore 2024 - Building Digital Trust in a Digital Economy by Veron...
Apidays Singapore 2024 - Building Digital Trust in a Digital Economy by Veron...Apidays Singapore 2024 - Building Digital Trust in a Digital Economy by Veron...
Apidays Singapore 2024 - Building Digital Trust in a Digital Economy by Veron...
 
DBX First Quarter 2024 Investor Presentation
DBX First Quarter 2024 Investor PresentationDBX First Quarter 2024 Investor Presentation
DBX First Quarter 2024 Investor Presentation
 
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
 
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers:  A Deep Dive into Serverless Spatial Data and FMECloud Frontiers:  A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
 
Boost Fertility New Invention Ups Success Rates.pdf
Boost Fertility New Invention Ups Success Rates.pdfBoost Fertility New Invention Ups Success Rates.pdf
Boost Fertility New Invention Ups Success Rates.pdf
 
Powerful Google developer tools for immediate impact! (2023-24 C)
Powerful Google developer tools for immediate impact! (2023-24 C)Powerful Google developer tools for immediate impact! (2023-24 C)
Powerful Google developer tools for immediate impact! (2023-24 C)
 
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost SavingRepurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
 
Manulife - Insurer Transformation Award 2024
Manulife - Insurer Transformation Award 2024Manulife - Insurer Transformation Award 2024
Manulife - Insurer Transformation Award 2024
 
FWD Group - Insurer Innovation Award 2024
FWD Group - Insurer Innovation Award 2024FWD Group - Insurer Innovation Award 2024
FWD Group - Insurer Innovation Award 2024
 
Why Teams call analytics are critical to your entire business
Why Teams call analytics are critical to your entire businessWhy Teams call analytics are critical to your entire business
Why Teams call analytics are critical to your entire business
 
How to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected WorkerHow to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected Worker
 
Artificial Intelligence Chap.5 : Uncertainty
Artificial Intelligence Chap.5 : UncertaintyArtificial Intelligence Chap.5 : Uncertainty
Artificial Intelligence Chap.5 : Uncertainty
 
Navi Mumbai Call Girls 🥰 8617370543 Service Offer VIP Hot Model
Navi Mumbai Call Girls 🥰 8617370543 Service Offer VIP Hot ModelNavi Mumbai Call Girls 🥰 8617370543 Service Offer VIP Hot Model
Navi Mumbai Call Girls 🥰 8617370543 Service Offer VIP Hot Model
 
Axa Assurance Maroc - Insurer Innovation Award 2024
Axa Assurance Maroc - Insurer Innovation Award 2024Axa Assurance Maroc - Insurer Innovation Award 2024
Axa Assurance Maroc - Insurer Innovation Award 2024
 

Chapter 2 Boolean Algebra (part 2)

  • 2. 2.2.1 Define logic gates • A logic gate performs a logical operation on one or more logic inputs and produces a single logic output and most commonly found at digital circuits.
  • 3. 2.2.2 Explain the operation of logic gates. 2.2.3 Draw logic symbols for gates. 2.2.4 Construct truth table of logic gates.
  • 4. AND Gate • Logic Symbol, Truth Table And Logic Expression YXZX 0 0 10 Y 01 11 0 0 0 1 Logic Symbol Truth Table Logic Expression
  • 5. OR Gate • Logic Symbol, Truth Table And Logic Expression YXZX 0 0 10 Y 01 11 0 1 1 1 Logic Symbol Truth Table Logic Expression
  • 6. Inverter/Not Gate • Logic Symbol, Truth Table And Logic Expression XZX 0 1 01 Logic Symbol Truth Table Logic Expression
  • 7. NOR • Logic Symbol, Truth Table And Logic Expression YXZX 0 0 10 Y 01 11 1 0 0 0 YXZ X Y Logic Symbol Truth Table Logic Expression
  • 8. NAND • Logic Symbol, Truth Table And Logic Expression YXZX 0 0 10 Y 01 11 1 1 1 0 YXZ X Y Logic Symbol Truth Table Logic Expression
  • 9. XOR • Logic Symbol, Truth Table And Logic Expression YXZX 0 0 10 Y 01 11 0 1 1 0 YXZ X Y 1) Result is „1‟ when exactly one input is „1‟ 2) The output is always 1 when we have a different set of input Logic Symbol Truth Table Logic Expression
  • 10. XNOR • Logic Symbol, Truth Table And Logic Expression YXZX 0 0 10 Y 01 11 1 0 0 1 YXZ X Y Result is „1‟ when both inputs are the same logic Logic Symbol Truth Table Logic Expression
  • 11. 2.3 Build sequential logic circuit • Circuits whose outputs depends not only on the present input value but also the past input value are known as sequential logic circuits. • Are circuits that contain memory element. • Example: flip-flop 2.3.1 Define sequential logic circuit.
  • 12. 2.3.2 Differentiate between combinational logic circuit and sequential logic circuit • Combinational Logic Circuit – refers to circuits whose output is strictly depended on the present value of the inputs. Example: logic gates • Sequential Logic Circuit- Circuits whose outputs depends not only on the present input value but also the past input value are known as sequential logic circuits. Example: flip-flop
  • 13. 2.3.3 Describe Flip Flop • Is a logic circuit that has two stable states or memory where one state is compliment with other state. • can be divided into common types either synchronous(clock) or asynchronous (no clock):
  • 14. 2.3.4 List the types of flip-flop: a. SR flip – flop (SR- set reset) b. Clocked SR flip – flop c. JK flip – flop d. T flip flop (Toggle) e. D flip flop (Delay or Data)
  • 15. 2.3.5 Build SR, JK, T and D flip flop using logic gates. 2.3.6 Draw the symbol and truth table of SR, JK, T and D flip –flop.
  • 16. 1.SR FLIP FLOP • Can build from NOR or NAND gate. From NOR gate From NAND gate S R Q Q S R Q Q S R Keluaran (Q) 0 0 Tak logik 0 1 1 (set) 1 0 0(reset) 1 1 Tak ubah S R Keluaran (Q) 0 0 Tak ubah 0 1 0 (reset) 1 0 1 (set) 1 1 Tak logik symbol
  • 17. Con‟t Timing digram for Flip-Flop SR-get NOR Timing digram for Flip-Flop SR-get NAND S R Q T1 T2 T3 T4 T5 T6
  • 18. 2) CLOCKED SR FLIP FLOP From NOR gate From NAND gate Timing diagram for SR flip flop with clock S KLOK R Q Q S KLOK R Q Q S R klok Q keadaanawal set takubah reset reset takubah set
  • 19. 3) JK FLIP FLOP Truth table Timing Digram nQ J K clock Q t.ubah set t.ubah toggle reset t.ubah Klok J K Qn+1 1 0 0 Qn 1 0 1 0 1 1 0 1 1 1 1 nQ symbol
  • 20. 4) T FLIP FLOP JAM T Qn Qn+1 CATATA N 1 0 0 0 Tak Ubah 1 0 1 1 Tak Ubah 1 1 1 0 Toggle 1 1 0 1 Toggle JAM T Qn+1 1 0 Qn 1 1 nQ T clock Q Logic Symbol Logic circuit Truth table Truth table Timing diagram
  • 21. 5) D Flip flop Jam D Qn+1 0 0 0 1 1 0 0 1 1 1 nQ nQ D Qn+1 0 0 1 1 D clock Q Symbol Circuit Truth table Timing diagram
  • 22. COMBINATIONAL LOGIC CIRCUIT • refers to circuits whose output is strictly depended on the present value of the inputs • Are made of logic gates with no feedback. • To design combinational logic circuit, we need to know about basic logic equation : – If sign “+” between two or more variables, it means all variables using OR gate. For example : A + B + C – If sign “.” between two or more variables, it means all variables using AND gate operation. For example : A.B.C
  • 23. Example : • Given logic equation Y = A . B + A . B. Draw the logic diagram base on the equation. Solution • the equation has 2 variables A and B. • reference A . B used AND gate and A used NOT gate • reference A . B used AND gate • Finally, both reference used OR gate to form equation of Y
  • 24. Boolean Theorem • Basic Rules 1. A + 0 = A 2. A + 1 = 1 5. A . 0 = 0 6. A . 1 = A 3. A + A = A 7. A . A = A 4. A + A = 1 8. A . A = 0 9. A = A = 10. A + AB = A 12. (A + B)(A + C) = A + BC 11. A + AB = A + B
  • 26. Boolean Simplification - Example • Using Boolean theorem, Simplify the expression: )()( CBBCBAAB • Apply distributive law, BCBBACABAB • Apply rule 7 (BB = B), and rule 5 (AB + AB = AB) BACAB • Apply rule 10 (B + BC = B) BCBACAB
  • 27. Boolean Simplification - Example BACAB • Apply rule 10 (AB + B = B) ACB At this point, the expression is simplified as much as possible Original expression is )()( CBBCBAAB Which is logically equal to ACB In terms of design, what is the advantage of Boolean simplification?
  • 28. Boolean Simplification - Example Original expression is )()( CBBCBAAB Which is logically equal to ACB Faster Compact design Lower cost A B C A B C
  • 29. DeMorgan‟s Theorem • The complement of a product of variables is equal to the sum of the complemented variables AB = A + B A + B A B AB A B NAND Negative-OR BAA 0 0 10 B 01 11 1 1 1 0 BA 1 1 1 0 Theorem 1
  • 30. DeMorgan‟s Theorem BAA 0 0 10 B 01 11 1 0 0 0 BA 1 0 0 0 Theorem 2 AB A B A + B A B NOR Negative-AND A + B = A . B
  • 31. Example 1: • Given Z = A + B . C .Simplified the equation below using De‟ Morgan Theorem. Solution; Z = A + B.C = A . B.C = A .( B+C) = A . (B+C)
  • 32. Example 2: • Given Z = (A + C).(B+D) .Simplified the equation below using De‟ Morgan Theorem. Solution : Z = (A + C) . (B + D) = (A + C) + (B + D) = (A . C) + (B . D) = AC + BD
  • 33. Sum-of-Products • SOP expressions consist of two or more AND terms (products) that are ORed together • In SOP an inversion cannot cover more than one variable in a term Example: • ABC + ABC • A B + A B + A B • A B C + A B C • A B + A B C + C D + C
  • 34. Product-of-Sums • POS expressions consist of two or more OR terms (sums) that are ANDed together • Example: – X = (A + B + C)(A + C) – X = (A + B)(C + D)F – X = ( A + B ) . ( B + C ) – X = ( B + C + D ) . ( B C + E ) – X = ( A + C ) . ( B + E ). ( C + B )
  • 35. Karnaugh Map Method • A graphical method of simplifying logic equations or truth tables. • Also called a K map. • Theoretically can be used for any number of input variables, but practically limited to 5 or 6 variables.
  • 36. Karnaugh Map Method • The truth table values are placed in the K map. • Adjacent K map square differ in only one variable both horizontally and vertically. • The pattern from top to bottom and left to right must be in the form • A SOP expression can be obtained by ORing all squares that contain a 1.
  • 37. Karnaugh Map Method • Looping adjacent groups of 2, 4, or 8 1s will result in further simplification. • When the largest possible groups have been looped, only the common terms are placed in the final expression. • Looping may also be wrapped between top, bottom, and sides. • Looping a pair (or quad or octet and so on) of adjacent 1s in a K map eliminates the variable that appears in complemented and uncomplemented form.
  • 38. Karnaugh maps and truth tables for (a) two, (b) three, and (c) four variables.
  • 39. Examples of looping pairs of adjacent 1s.
  • 40. Examples of looping groups of fours 1s (quads).
  • 41. Examples of looping groups of eight 1s (octets).
  • 42. Karnaugh Map Method • Complete K map simplification process – Construct the K map, place 1s as indicated in the truth table. – Loop 1s that are not adjacent to any other 1s. (Isolated 1s) – Loop 1s that are in pairs – Loop 1s in octets even if they have already been looped. – Loop quads that have one or more 1s not already looped. (Use minimum number of loops) – Loop any pairs necessary to include 1s not already looped. – Form the OR sum of terms generated by each loop.
  • 44. Example : The same K map with two equally good solutions.
  • 45. Example : • Use a K map to simplify: Y = C(ABD + D) + ABC + D