SlideShare une entreprise Scribd logo
1  sur  20
Télécharger pour lire hors ligne
Consume. Collaborate. Contribute.Consume. Collaborate. Contribute.
ODSA: Business Workstream
ODSA Project Workshop
March 28, 2019
Consume. Collaborate. Contribute.
ODSA: A New Server Subgroup (Incubation)
• Extending Moore’s Law
• Domain-Specific Accelerators: Programmable ASICs to accelerate high-
intensity workloads (e.g. Tensorflow, Network Flow Processor, Antminer…)
• Chiplets: Build complex ASICs from multiple die, instead of as monolithic
devices, to reduce development time/costs and manufacturing costs.
• Open Domain-Specific Architecture: An architecture to build accelerators
• Today: All multi-chiplet products are based on proprietary interfaces
• Tomorrow: Select best-of-breed chiplets from multiple vendors
• Incubating a new group, to define a new open interface, build a PoC
Consume. Collaborate. Contribute.
How to Participate
Please Help! : Join a Workstream
Join Interface/Standards:
(Mark Kuemerle/Aaron Sullivan)
Develop
Packaging +
Socket, Dev Board
Provide FPGA IP
Provide
ODSA
chiplets
Provide PHY
technology
Join the PoC, Build fast:
(Quinn Jacobson/Jawad Nasrullah)
Join Business, IP and workflow:
(Sam Fuller/Jeff McGuire)
Develop software Define test and
assembly workflow
Provide Chiplet IP
Workstream contact information at the ODSA wiki
Define
Architectural
Interface
Consume. Collaborate. Contribute.
Possible inputs & outputs
new or evolved entities
Intellectual property
VC Capital Investment
Resources (secondment)
Product Requirements
Standards contribution
Chiplets
End product Chips
Design Services
Open Standards
Support
Qualification
Annual Membership fee(s)
Consume. Collaborate. Contribute.
“entity” spectrum..
Existing
Company;
Traditional
Model(s)
Test Lab
e.g.
UNH-IOL
Trade
Organization
e.g. JEDEC
Functional
Alliance /
Advocacy
Group e.g.
SEMI
Silicon
Aggregator
e.g. Open-
Silicon
Co-development /
Strategic alliance
e.g. Micro/Intel,
HP/Intel
New
Company
Consume. Collaborate. Contribute.
Some comparisons – Red Hat
Q. How could a company’s
market cap grow to $34Bn
while giving away free software
?
A. Per form 10Q (2000)
1. Subscription revenue (sw sales,
tools, support, maintenance)
2. Services revenue (open source
consultancy, NRE development
fees, training)
Consume. Collaborate. Contribute.
Some comparisons – The Open Compute Project (OCP)
OCP is a 501(c) non-profit
organization, founded in
2011
Q. Besides the core team
members (e.g. Microsoft,
Facebook), is there
measurable benefit to the
industry?
A. See the IHS Markit OCP
market impact study..
$6Bn 59%
OCP revenue from non-core
Team members by 2021
5-year compound annual
Growth rate (CAGR)
Adoption primarily motivated by:-
• Cost Reductions
• Power Efficiency
• Standardization
• Ease of deployment
Consume. Collaborate. Contribute.
Some comparisons – LinkedIn
LinkedIn realized (just as eBAY
did) the “value of the network”
Revenue would not even be
considered until the network
foundation was built
The (free) network service
enables revenue
Consume. Collaborate. Contribute.
Silicon flow is more complex than software (duh..)
Architectural
analysis
RTL
design
RTL
verification
Synthesis
STA
Physical
Design
Verification
DRC/LVS/NAC
• VHDL
• System Verilog
• CDL
• Cadence e.g. Xcelium
• Synopsys
• Functional emulation
• Mentor Tessent DFT
• Cadence e.g. Xcelium &
• QRC extraction - Quantus
• Add CTS
• Cadence e.g. Innovus, Voltus
• Apache –ERC, IP drop
• Mentor Calibre, Synopsys ICV
• Cadence PVS
PRD
GDS II
Software / Silicon descriptions analogous
Silicon descriptions are unique and divergent e.g. performance / power /
area constraints, Implications, foundry PDKs per process node, standard cell
libraries, memory compilers, “hard IP” versus soft IP
Consume. Collaborate. Contribute.
Technology and Value Flows
New or existing Entity
Commercial Partners
VC’s
Technology, IPR
License fee
Product Requirements,
Seconded Resources,
standards input,
Annual membership fee
Investment $’s
Commercial Partners
Chiplets
Services
OEM
Chip shipment
Chip payment
Per chip royalty
Chip shipment
Chip payment
Standards bodies,
e.g. OCP, Jedec, OIF
Consume. Collaborate. Contribute.Consume. Collaborate. Contribute.
Survey- Early Look
Consume. Collaborate. Contribute.
ODSA Survey
• The ODSA Working Group is organized as part of the Open Compute Project (OCP) to
develop standards for the development of multi-vendor system-in-package solutions
based on chiplet technology.
• This survey intends to gather your input as a technology provider or user on the upcoming
potential chiplet market and the business aspects of chiplet technology. If chiplets are
available in a market place, they can be used for building system-in-package (SIP) type
devices by any design and manufacturing entity. Such a market for chiplets has a
potential for new business channels for chip makers as well as system makers. Please let
us know your thoughts on the following questions:
• chiplet: A silicon chip offering that is intended to be combined with other chiplets
(potentially from other vendors) within a single semiconductor device package.
• SIP device: A packaged semiconductor device composed of more than one chiplet/die
operating as a System (or subsystem) in Package (SIP), where the chiplet/die in the
device may come from separate producers. The term multi-chip module (MCM) may have
an identical meaning.
Consume. Collaborate. Contribute.
Survey Sections
• Overview
⎻ Background on survey taker and views on the market for this technology
• SIP Technology Drivers
⎻ What drives the consideration of use of SIP technology and what building blocks
are needed?
• SIP Technology Blockers
⎻ What will stand in the way of rapid adoption of this technology?
• Supply Chain Considerations
⎻ What will be needed to ensure that the supply chain can function (efficiently)?
Consume. Collaborate. Contribute.
Interesting Initial Findings
Consume. Collaborate. Contribute.
New Industry & Technology Drivers
Consume. Collaborate. Contribute.
Standard Interfaces Between Chiplets
Consume. Collaborate. Contribute.
On-Die Diagnostics Coverage
Consume. Collaborate. Contribute.
Die Testing and KGD Standards
Consume. Collaborate. Contribute.
Fault Coverage
Consume. Collaborate. Contribute.
THANK
YOU

Contenu connexe

Tendances

GTC15-Manoj-Roge-OpenPOWER
GTC15-Manoj-Roge-OpenPOWERGTC15-Manoj-Roge-OpenPOWER
GTC15-Manoj-Roge-OpenPOWER
Achronix
 
Journey to the Programmable Data Center
Journey to the Programmable Data CenterJourney to the Programmable Data Center
Journey to the Programmable Data Center
Toby Weiss
 

Tendances (18)

GTC15-Manoj-Roge-OpenPOWER
GTC15-Manoj-Roge-OpenPOWERGTC15-Manoj-Roge-OpenPOWER
GTC15-Manoj-Roge-OpenPOWER
 
Peaceful coexistence among architectures
Peaceful coexistence among architecturesPeaceful coexistence among architectures
Peaceful coexistence among architectures
 
FPGAs and their applications
FPGAs and their applicationsFPGAs and their applications
FPGAs and their applications
 
Ppt quick logic
Ppt quick logicPpt quick logic
Ppt quick logic
 
Part 1 Maximizing the utilization of GPU resources on-premise and in the c...
Part 1    Maximizing the utilization of GPU resources on-premise and in the c...Part 1    Maximizing the utilization of GPU resources on-premise and in the c...
Part 1 Maximizing the utilization of GPU resources on-premise and in the c...
 
Fpga vs asic
Fpga vs asicFpga vs asic
Fpga vs asic
 
Open Networking Revolution
Open Networking RevolutionOpen Networking Revolution
Open Networking Revolution
 
Asic vs fpga
Asic vs fpgaAsic vs fpga
Asic vs fpga
 
Journey to the Programmable Data Center
Journey to the Programmable Data CenterJourney to the Programmable Data Center
Journey to the Programmable Data Center
 
ASIC vs FPGA
ASIC vs FPGAASIC vs FPGA
ASIC vs FPGA
 
Workload Transformation and Innovations in POWER Architecture
Workload Transformation and Innovations in POWER Architecture Workload Transformation and Innovations in POWER Architecture
Workload Transformation and Innovations in POWER Architecture
 
What I learned building a parallel processor from scratch
What I learned building a parallel processor from scratchWhat I learned building a parallel processor from scratch
What I learned building a parallel processor from scratch
 
Part 2 Maximizing the utilization of GPU resources on-premise and in the cloud
Part 2   Maximizing the utilization of GPU resources on-premise and in the cloudPart 2   Maximizing the utilization of GPU resources on-premise and in the cloud
Part 2 Maximizing the utilization of GPU resources on-premise and in the cloud
 
"Highly Efficient, Scalable Vision and AI Processors IP for the Edge," a Pres...
"Highly Efficient, Scalable Vision and AI Processors IP for the Edge," a Pres..."Highly Efficient, Scalable Vision and AI Processors IP for the Edge," a Pres...
"Highly Efficient, Scalable Vision and AI Processors IP for the Edge," a Pres...
 
Linaro: High Performance Computing (HPC)
Linaro: High Performance Computing (HPC)Linaro: High Performance Computing (HPC)
Linaro: High Performance Computing (HPC)
 
Open compute and future of data centers
Open compute and future of data centersOpen compute and future of data centers
Open compute and future of data centers
 
Chips alliance omni xtend overview
Chips alliance omni xtend overviewChips alliance omni xtend overview
Chips alliance omni xtend overview
 
Ip core -iausdj.ac.ir
Ip core -iausdj.ac.irIp core -iausdj.ac.ir
Ip core -iausdj.ac.ir
 

Similaire à ODSA - Business Workstream

System On Chip (SOC)
System On Chip (SOC)System On Chip (SOC)
System On Chip (SOC)
Shivam Gupta
 
Soc - Intro, Design Aspects, HLS, TLM
Soc - Intro, Design Aspects, HLS, TLMSoc - Intro, Design Aspects, HLS, TLM
Soc - Intro, Design Aspects, HLS, TLM
Subhash Iyer
 
A New Design Reuse Approach for Voip Implementation into Fpsocs and ASICS
A New Design Reuse Approach for Voip Implementation into Fpsocs and ASICS  A New Design Reuse Approach for Voip Implementation into Fpsocs and ASICS
A New Design Reuse Approach for Voip Implementation into Fpsocs and ASICS
ijsc
 
A new design reuse approach for voip implementation into fpsocs and asics
A new design reuse approach for voip implementation into fpsocs and asicsA new design reuse approach for voip implementation into fpsocs and asics
A new design reuse approach for voip implementation into fpsocs and asics
ijsc
 
Presentation CISCO & HP
Presentation CISCO & HPPresentation CISCO & HP
Presentation CISCO & HP
Abhijat Dhawal
 

Similaire à ODSA - Business Workstream (20)

ODSA Sub-Project Launch
 ODSA Sub-Project Launch ODSA Sub-Project Launch
ODSA Sub-Project Launch
 
ODSA Sub-Project Launch
ODSA Sub-Project LaunchODSA Sub-Project Launch
ODSA Sub-Project Launch
 
System On Chip (SOC)
System On Chip (SOC)System On Chip (SOC)
System On Chip (SOC)
 
Syste O CHip Concepts for Students.ppt
Syste O CHip Concepts for Students.pptSyste O CHip Concepts for Students.ppt
Syste O CHip Concepts for Students.ppt
 
Vertex Perspectives | AI Optimized Chipsets | Part III
Vertex Perspectives | AI Optimized Chipsets | Part IIIVertex Perspectives | AI Optimized Chipsets | Part III
Vertex Perspectives | AI Optimized Chipsets | Part III
 
Mass Scale Networking
Mass Scale NetworkingMass Scale Networking
Mass Scale Networking
 
Soc - Intro, Design Aspects, HLS, TLM
Soc - Intro, Design Aspects, HLS, TLMSoc - Intro, Design Aspects, HLS, TLM
Soc - Intro, Design Aspects, HLS, TLM
 
A New Design Reuse Approach for Voip Implementation into Fpsocs and ASICS
A New Design Reuse Approach for Voip Implementation into Fpsocs and ASICS  A New Design Reuse Approach for Voip Implementation into Fpsocs and ASICS
A New Design Reuse Approach for Voip Implementation into Fpsocs and ASICS
 
OpenPOWER Foundation Overview
OpenPOWER Foundation OverviewOpenPOWER Foundation Overview
OpenPOWER Foundation Overview
 
A new design reuse approach for voip implementation into fpsocs and asics
A new design reuse approach for voip implementation into fpsocs and asicsA new design reuse approach for voip implementation into fpsocs and asics
A new design reuse approach for voip implementation into fpsocs and asics
 
Utilisation de la plateforme virtuelle QEMU/SystemC pour l'IoT
Utilisation de la plateforme virtuelle QEMU/SystemC pour l'IoTUtilisation de la plateforme virtuelle QEMU/SystemC pour l'IoT
Utilisation de la plateforme virtuelle QEMU/SystemC pour l'IoT
 
SOC Design Challenges and Practices
SOC Design Challenges and PracticesSOC Design Challenges and Practices
SOC Design Challenges and Practices
 
OpenHPC: A Comprehensive System Software Stack
OpenHPC: A Comprehensive System Software StackOpenHPC: A Comprehensive System Software Stack
OpenHPC: A Comprehensive System Software Stack
 
System On Chip
System On ChipSystem On Chip
System On Chip
 
Icp 3273-the iiot understanding designing and developing the bigger picture v2
Icp 3273-the iiot understanding designing and developing the bigger picture v2Icp 3273-the iiot understanding designing and developing the bigger picture v2
Icp 3273-the iiot understanding designing and developing the bigger picture v2
 
DevOps in Cloud OSLC Integration
DevOps in Cloud OSLC IntegrationDevOps in Cloud OSLC Integration
DevOps in Cloud OSLC Integration
 
LCE13: Keynote: George Grey LCE13
LCE13: Keynote: George Grey LCE13LCE13: Keynote: George Grey LCE13
LCE13: Keynote: George Grey LCE13
 
Design & Simulation With Verilog
Design & Simulation With Verilog Design & Simulation With Verilog
Design & Simulation With Verilog
 
Presentation CISCO & HP
Presentation CISCO & HPPresentation CISCO & HP
Presentation CISCO & HP
 
Micro Front-End & Microservices - Plansoft
Micro Front-End & Microservices - PlansoftMicro Front-End & Microservices - Plansoft
Micro Front-End & Microservices - Plansoft
 

Plus de ODSA Workgroup

Plus de ODSA Workgroup (19)

ODSA - PoC Planning & Call for Help
ODSA - PoC Planning & Call for HelpODSA - PoC Planning & Call for Help
ODSA - PoC Planning & Call for Help
 
ODSA - DirectConnect Options for the PoC
ODSA - DirectConnect Options for the PoCODSA - DirectConnect Options for the PoC
ODSA - DirectConnect Options for the PoC
 
ODSA - PoC Physical Design Elements
ODSA - PoC Physical Design ElementsODSA - PoC Physical Design Elements
ODSA - PoC Physical Design Elements
 
ODSA - NXP PoC Presentation
ODSA - NXP PoC PresentationODSA - NXP PoC Presentation
ODSA - NXP PoC Presentation
 
ODSA - PoC Requirements and Use Cases
ODSA - PoC Requirements and Use CasesODSA - PoC Requirements and Use Cases
ODSA - PoC Requirements and Use Cases
 
ODSA - Speedster22i FPGA for POC
ODSA - Speedster22i FPGA for POCODSA - Speedster22i FPGA for POC
ODSA - Speedster22i FPGA for POC
 
ODSA Design Tools for Chiplet-Based Design
ODSA Design Tools for Chiplet-Based DesignODSA Design Tools for Chiplet-Based Design
ODSA Design Tools for Chiplet-Based Design
 
ODSA - Power and Heat
ODSA - Power and HeatODSA - Power and Heat
ODSA - Power and Heat
 
ODSA - PIPE Adapters
ODSA - PIPE Adapters ODSA - PIPE Adapters
ODSA - PIPE Adapters
 
ODSA - PHY Layer
ODSA - PHY LayerODSA - PHY Layer
ODSA - PHY Layer
 
OODSA - BoW: Basic, Fast, Turbo Die-to Die Open Interface Solutions
OODSA - BoW: Basic, Fast, Turbo Die-to Die Open Interface SolutionsOODSA - BoW: Basic, Fast, Turbo Die-to Die Open Interface Solutions
OODSA - BoW: Basic, Fast, Turbo Die-to Die Open Interface Solutions
 
ODSA - Samsung Welcomes OCP's ODSA
ODSA - Samsung Welcomes OCP's ODSAODSA - Samsung Welcomes OCP's ODSA
ODSA - Samsung Welcomes OCP's ODSA
 
ODSA - Technical Introduction
ODSA - Technical IntroductionODSA - Technical Introduction
ODSA - Technical Introduction
 
ODSA - OCP Welcome
ODSA - OCP WelcomeODSA - OCP Welcome
ODSA - OCP Welcome
 
ODSA - OCP Accelerator Module and the Infrastructure
ODSA - OCP Accelerator Module and the InfrastructureODSA - OCP Accelerator Module and the Infrastructure
ODSA - OCP Accelerator Module and the Infrastructure
 
ODSA Workshop: Development Effort Summary
ODSA Workshop: Development Effort SummaryODSA Workshop: Development Effort Summary
ODSA Workshop: Development Effort Summary
 
ODSA Proof of Concept SmartNIC Speeds & Feeds
ODSA Proof of Concept SmartNIC Speeds & FeedsODSA Proof of Concept SmartNIC Speeds & Feeds
ODSA Proof of Concept SmartNIC Speeds & Feeds
 
ODSA Use Case - SmartNIC
ODSA Use Case - SmartNICODSA Use Case - SmartNIC
ODSA Use Case - SmartNIC
 
ODSA Workshop
ODSA WorkshopODSA Workshop
ODSA Workshop
 

Dernier

Architecting Cloud Native Applications
Architecting Cloud Native ApplicationsArchitecting Cloud Native Applications
Architecting Cloud Native Applications
WSO2
 

Dernier (20)

Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost SavingRepurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
 
ICT role in 21st century education and its challenges
ICT role in 21st century education and its challengesICT role in 21st century education and its challenges
ICT role in 21st century education and its challenges
 
AWS Community Day CPH - Three problems of Terraform
AWS Community Day CPH - Three problems of TerraformAWS Community Day CPH - Three problems of Terraform
AWS Community Day CPH - Three problems of Terraform
 
Understanding the FAA Part 107 License ..
Understanding the FAA Part 107 License ..Understanding the FAA Part 107 License ..
Understanding the FAA Part 107 License ..
 
Architecting Cloud Native Applications
Architecting Cloud Native ApplicationsArchitecting Cloud Native Applications
Architecting Cloud Native Applications
 
Apidays New York 2024 - The Good, the Bad and the Governed by David O'Neill, ...
Apidays New York 2024 - The Good, the Bad and the Governed by David O'Neill, ...Apidays New York 2024 - The Good, the Bad and the Governed by David O'Neill, ...
Apidays New York 2024 - The Good, the Bad and the Governed by David O'Neill, ...
 
Apidays New York 2024 - Passkeys: Developing APIs to enable passwordless auth...
Apidays New York 2024 - Passkeys: Developing APIs to enable passwordless auth...Apidays New York 2024 - Passkeys: Developing APIs to enable passwordless auth...
Apidays New York 2024 - Passkeys: Developing APIs to enable passwordless auth...
 
presentation ICT roal in 21st century education
presentation ICT roal in 21st century educationpresentation ICT roal in 21st century education
presentation ICT roal in 21st century education
 
"I see eyes in my soup": How Delivery Hero implemented the safety system for ...
"I see eyes in my soup": How Delivery Hero implemented the safety system for ..."I see eyes in my soup": How Delivery Hero implemented the safety system for ...
"I see eyes in my soup": How Delivery Hero implemented the safety system for ...
 
TrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data DiscoveryTrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
 
EMPOWERMENT TECHNOLOGY GRADE 11 QUARTER 2 REVIEWER
EMPOWERMENT TECHNOLOGY GRADE 11 QUARTER 2 REVIEWEREMPOWERMENT TECHNOLOGY GRADE 11 QUARTER 2 REVIEWER
EMPOWERMENT TECHNOLOGY GRADE 11 QUARTER 2 REVIEWER
 
[BuildWithAI] Introduction to Gemini.pdf
[BuildWithAI] Introduction to Gemini.pdf[BuildWithAI] Introduction to Gemini.pdf
[BuildWithAI] Introduction to Gemini.pdf
 
Strategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
Strategize a Smooth Tenant-to-tenant Migration and Copilot TakeoffStrategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
Strategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
 
Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...
Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...
Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...
 
Apidays New York 2024 - The value of a flexible API Management solution for O...
Apidays New York 2024 - The value of a flexible API Management solution for O...Apidays New York 2024 - The value of a flexible API Management solution for O...
Apidays New York 2024 - The value of a flexible API Management solution for O...
 
MINDCTI Revenue Release Quarter One 2024
MINDCTI Revenue Release Quarter One 2024MINDCTI Revenue Release Quarter One 2024
MINDCTI Revenue Release Quarter One 2024
 
MS Copilot expands with MS Graph connectors
MS Copilot expands with MS Graph connectorsMS Copilot expands with MS Graph connectors
MS Copilot expands with MS Graph connectors
 
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
 
DBX First Quarter 2024 Investor Presentation
DBX First Quarter 2024 Investor PresentationDBX First Quarter 2024 Investor Presentation
DBX First Quarter 2024 Investor Presentation
 
Introduction to Multilingual Retrieval Augmented Generation (RAG)
Introduction to Multilingual Retrieval Augmented Generation (RAG)Introduction to Multilingual Retrieval Augmented Generation (RAG)
Introduction to Multilingual Retrieval Augmented Generation (RAG)
 

ODSA - Business Workstream

  • 1. Consume. Collaborate. Contribute.Consume. Collaborate. Contribute. ODSA: Business Workstream ODSA Project Workshop March 28, 2019
  • 2. Consume. Collaborate. Contribute. ODSA: A New Server Subgroup (Incubation) • Extending Moore’s Law • Domain-Specific Accelerators: Programmable ASICs to accelerate high- intensity workloads (e.g. Tensorflow, Network Flow Processor, Antminer…) • Chiplets: Build complex ASICs from multiple die, instead of as monolithic devices, to reduce development time/costs and manufacturing costs. • Open Domain-Specific Architecture: An architecture to build accelerators • Today: All multi-chiplet products are based on proprietary interfaces • Tomorrow: Select best-of-breed chiplets from multiple vendors • Incubating a new group, to define a new open interface, build a PoC
  • 3. Consume. Collaborate. Contribute. How to Participate Please Help! : Join a Workstream Join Interface/Standards: (Mark Kuemerle/Aaron Sullivan) Develop Packaging + Socket, Dev Board Provide FPGA IP Provide ODSA chiplets Provide PHY technology Join the PoC, Build fast: (Quinn Jacobson/Jawad Nasrullah) Join Business, IP and workflow: (Sam Fuller/Jeff McGuire) Develop software Define test and assembly workflow Provide Chiplet IP Workstream contact information at the ODSA wiki Define Architectural Interface
  • 4. Consume. Collaborate. Contribute. Possible inputs & outputs new or evolved entities Intellectual property VC Capital Investment Resources (secondment) Product Requirements Standards contribution Chiplets End product Chips Design Services Open Standards Support Qualification Annual Membership fee(s)
  • 5. Consume. Collaborate. Contribute. “entity” spectrum.. Existing Company; Traditional Model(s) Test Lab e.g. UNH-IOL Trade Organization e.g. JEDEC Functional Alliance / Advocacy Group e.g. SEMI Silicon Aggregator e.g. Open- Silicon Co-development / Strategic alliance e.g. Micro/Intel, HP/Intel New Company
  • 6. Consume. Collaborate. Contribute. Some comparisons – Red Hat Q. How could a company’s market cap grow to $34Bn while giving away free software ? A. Per form 10Q (2000) 1. Subscription revenue (sw sales, tools, support, maintenance) 2. Services revenue (open source consultancy, NRE development fees, training)
  • 7. Consume. Collaborate. Contribute. Some comparisons – The Open Compute Project (OCP) OCP is a 501(c) non-profit organization, founded in 2011 Q. Besides the core team members (e.g. Microsoft, Facebook), is there measurable benefit to the industry? A. See the IHS Markit OCP market impact study.. $6Bn 59% OCP revenue from non-core Team members by 2021 5-year compound annual Growth rate (CAGR) Adoption primarily motivated by:- • Cost Reductions • Power Efficiency • Standardization • Ease of deployment
  • 8. Consume. Collaborate. Contribute. Some comparisons – LinkedIn LinkedIn realized (just as eBAY did) the “value of the network” Revenue would not even be considered until the network foundation was built The (free) network service enables revenue
  • 9. Consume. Collaborate. Contribute. Silicon flow is more complex than software (duh..) Architectural analysis RTL design RTL verification Synthesis STA Physical Design Verification DRC/LVS/NAC • VHDL • System Verilog • CDL • Cadence e.g. Xcelium • Synopsys • Functional emulation • Mentor Tessent DFT • Cadence e.g. Xcelium & • QRC extraction - Quantus • Add CTS • Cadence e.g. Innovus, Voltus • Apache –ERC, IP drop • Mentor Calibre, Synopsys ICV • Cadence PVS PRD GDS II Software / Silicon descriptions analogous Silicon descriptions are unique and divergent e.g. performance / power / area constraints, Implications, foundry PDKs per process node, standard cell libraries, memory compilers, “hard IP” versus soft IP
  • 10. Consume. Collaborate. Contribute. Technology and Value Flows New or existing Entity Commercial Partners VC’s Technology, IPR License fee Product Requirements, Seconded Resources, standards input, Annual membership fee Investment $’s Commercial Partners Chiplets Services OEM Chip shipment Chip payment Per chip royalty Chip shipment Chip payment Standards bodies, e.g. OCP, Jedec, OIF
  • 11. Consume. Collaborate. Contribute.Consume. Collaborate. Contribute. Survey- Early Look
  • 12. Consume. Collaborate. Contribute. ODSA Survey • The ODSA Working Group is organized as part of the Open Compute Project (OCP) to develop standards for the development of multi-vendor system-in-package solutions based on chiplet technology. • This survey intends to gather your input as a technology provider or user on the upcoming potential chiplet market and the business aspects of chiplet technology. If chiplets are available in a market place, they can be used for building system-in-package (SIP) type devices by any design and manufacturing entity. Such a market for chiplets has a potential for new business channels for chip makers as well as system makers. Please let us know your thoughts on the following questions: • chiplet: A silicon chip offering that is intended to be combined with other chiplets (potentially from other vendors) within a single semiconductor device package. • SIP device: A packaged semiconductor device composed of more than one chiplet/die operating as a System (or subsystem) in Package (SIP), where the chiplet/die in the device may come from separate producers. The term multi-chip module (MCM) may have an identical meaning.
  • 13. Consume. Collaborate. Contribute. Survey Sections • Overview ⎻ Background on survey taker and views on the market for this technology • SIP Technology Drivers ⎻ What drives the consideration of use of SIP technology and what building blocks are needed? • SIP Technology Blockers ⎻ What will stand in the way of rapid adoption of this technology? • Supply Chain Considerations ⎻ What will be needed to ensure that the supply chain can function (efficiently)?
  • 15. Consume. Collaborate. Contribute. New Industry & Technology Drivers
  • 16. Consume. Collaborate. Contribute. Standard Interfaces Between Chiplets
  • 18. Consume. Collaborate. Contribute. Die Testing and KGD Standards