SlideShare une entreprise Scribd logo
1  sur  23
2
Combinational Circuit Design
CONTENTS
Module-2
 Binary adder and subtractor
 Ripple carry adders/subtractors and fast adders
 Binary decoders, encoders
 Multiplexers and de-multiplexers
 Logic functions using decoders and multiplexers
 Code converters
 Magnitude comparator
3
Number Systems
CONTENTS
Lecture-3
 Decoder
 Designing Higher order decoder for lower order decoder
 Boolean function Implementation using Decoder
4
BOOKS
Textbooks
1. M.Morris Mano, Michael D Ciletti, Digital Design, 5th edition, Pearson Publishers, 2013.
2. R.P. Jain, “Modern Digital Electronics”, 4th edition, TMH.
References
1. M.Morris Mano, Charles R. Kime, Tom Martin, Logic and Computer Design Fundamentals, 4th edition,
Pearson Publishers.
2. C. H. Roth and L. L. Kinney, Fundamentals of Logic Design, 5th edition, Cengage Publishers.
Combinational Circuit Design
5
Combinational Circuit Design
6
DECODER
 In digital system, discrete information are represented by binary codes.
n bit code → 2n discrete element
 A decoder is a combinational circuit that converts binary information of n input lines to maximum of
2n outputs (may be fewer than 2n outputs), i.e., n to m line decoder where m≤2n. In general, the
decoder take the form of n x 2n. E.g. 2x4, 3x8, 4x16 and so on.
 Decoders can be used to implement other combinational logics as well as Boolean functions.
 E.g.: BCD to 7-segment decoder
Combinational Circuit Design
n x m Decoder
n
inputs
m
outputs
(m≤2n)
7
DECODER
2x4 Decoder
 A 2x4 decoder has 2 inputs and 22= 4 outputs.
Combinational Circuit Design
2x4
Decoder
A
B
D0
D1
D2
D3
A B D0 D1 D2 D3
0 0 1 0 0 0
0 1 0 1 0 0
1 0 0 0 1 0
1 1 0 0 0 1
8
9
DECODER
2x4 Decoder
Combinational Circuit Design
 Here,
D0 = A’B’
D1 = A’B
D2 = AB’
D3 = AB
 Each represents one
minterm
10
11
DECODER
2x4 Decoder with enable input
 An enable input used to enable the decoder operation. Here, the decoder is designed using NAND gates.
Combinational Circuit Design
E A B D0 D1 D2 D3
1 X X 1 1 1 1
0 0 0 0 1 1 1
0 0 1 1 0 1 1
0 1 0 1 1 0 1
0 1 1 1 1 1 0
2x4
Decoder
A
B
D0
D1
D2
D3
E
12
DECODER
2x4 Decoder
Combinational Circuit Design
13
DECODER
3x8 Decoder
Combinational Circuit Design
14
DECODER
3x8 Decoder
Combinational Circuit Design
15
Combinational Circuit Design
DECODER
3x8 Decoder using 2x4 Decoder
 To design a 3x8 decoder, we
require two 2x4 decoders.
 Here, both the 2x4
decoders will have same
input A0 and A1
 A2 can be connected to the
enable pins of both the
decoders
A2 A1 A0 Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7
0 0 0 1 0 0 0 0 0 0 0
0 0 1 0 1 0 0 0 0 0 0
0 1 0 0 0 1 0 0 0 0 0
0 1 1 0 0 0 1 0 0 0 0
1 0 0 0 0 0 0 1 0 0 0
1 0 1 0 0 0 0 0 1 0 0
1 1 0 0 0 0 0 0 0 1 0
1 1 1 0 0 0 0 0 0 0 1
16
Combinational Circuit Design
DECODER
3x8 Decoder using 2x4 Decoder
17
4x16 Decoder using 3x8 Decoder
Combinational Circuit Design
A
B
C
D
DECODER
18
Question: Design a 4x16 decoder using appropriate number of
(i) 3x8 Decoders
(ii) 2x4 Decoders
Combinational Circuit Design
DECODER: PRACTICE PROBLEM
19
Question: Design the full adder circuit using appropriate number of decoders and logic gates.
Combinational Circuit Design
DECODER
Solution:
 From the truth table, it can be observed that
 Since there are three inputs and a total of eight minterms, we
need a 3x8 decoder. The decoder generates the eight
minterms for x, y, and z.
 The OR gate for output S forms the logical sum of minterms 1, 2,
4, and 7. The OR gate for output C forms the logical sum of
minterms 3, 5, 6, and 7.
20
Logic Design:
Combinational Circuit Design
DECODER
21
Question: Design the following Boolean function using appropriate decoder and logic gates
𝐹 = 𝑥′𝑦 + 𝑧
Combinational Circuit Design
DECODER
Solution:
𝐹 = 𝑥′𝑦 + 𝑧
= 𝑥′
𝑦(𝑧 + 𝑧′
) + 𝑥 + 𝑥′
(𝑦 + 𝑦′)𝑧
= 𝑥′
𝑦𝑧 + 𝑥′
𝑦𝑧′
+ (𝑥𝑦 + 𝑥′
𝑦 + 𝑥𝑦′
+ 𝑥′
𝑦′)𝑧
= 𝒙′𝒚𝒛 + 𝑥′𝑦𝑧′ + 𝑥𝑦𝑧 + 𝒙′𝒚𝒛 + 𝑥𝑦′𝑧 + 𝑥′𝑦′𝑧
= 𝒎𝟑 + 𝑚2 + 𝑚7 + 𝑚5 + 𝑚1 = 𝜮(𝟏, 𝟐, 𝟑, 𝟓, 𝟕)
22
Logic Design:
 As in this Boolean
function has 3 input
variables, so we
require a 3x8 decoder
and one OR gate for
implementing the
Boolean function.
Combinational Circuit Design
DECODER
23
Please follow the instructions of the government and stay safe
Combinational Circuit Design

Contenu connexe

Tendances

8051 MICROCONTROLLER ARCHITECTURE.pptx
 8051 MICROCONTROLLER ARCHITECTURE.pptx 8051 MICROCONTROLLER ARCHITECTURE.pptx
8051 MICROCONTROLLER ARCHITECTURE.pptxMemonaMemon1
 
3. Addressing Modes in 8085 microprocessor.pptx
3. Addressing Modes in 8085 microprocessor.pptx3. Addressing Modes in 8085 microprocessor.pptx
3. Addressing Modes in 8085 microprocessor.pptxISMT College
 
Registers-shift register
Registers-shift registerRegisters-shift register
Registers-shift registerBilawal Fiaz
 
8085-microprocessor
8085-microprocessor8085-microprocessor
8085-microprocessorATTO RATHORE
 
Basic theorems and properties of boolean algebra
Basic theorems and properties of boolean algebraBasic theorems and properties of boolean algebra
Basic theorems and properties of boolean algebraHanu Kavi
 
Digital signal processor architecture
Digital signal processor architectureDigital signal processor architecture
Digital signal processor architecturekomal mistry
 
Encoder and decoder
Encoder and decoderEncoder and decoder
Encoder and decoderAbid Ali
 
Decoders-Digital Electronics
Decoders-Digital ElectronicsDecoders-Digital Electronics
Decoders-Digital ElectronicsPaurav Shah
 
ARM7-ARCHITECTURE
ARM7-ARCHITECTURE ARM7-ARCHITECTURE
ARM7-ARCHITECTURE Dr.YNM
 
30. 8086 microprocessor pipelined architecture
30. 8086 microprocessor pipelined architecture30. 8086 microprocessor pipelined architecture
30. 8086 microprocessor pipelined architecturesandip das
 
Number system in Digital Electronics
Number system in Digital ElectronicsNumber system in Digital Electronics
Number system in Digital ElectronicsJanki Shah
 
Weighted and Non Weighted Codes
Weighted and Non Weighted CodesWeighted and Non Weighted Codes
Weighted and Non Weighted CodesSubhamSatpathy2
 
Flag register 8086 assignment
Flag register 8086 assignmentFlag register 8086 assignment
Flag register 8086 assignmentZia3130
 

Tendances (20)

8051 MICROCONTROLLER ARCHITECTURE.pptx
 8051 MICROCONTROLLER ARCHITECTURE.pptx 8051 MICROCONTROLLER ARCHITECTURE.pptx
8051 MICROCONTROLLER ARCHITECTURE.pptx
 
3. Addressing Modes in 8085 microprocessor.pptx
3. Addressing Modes in 8085 microprocessor.pptx3. Addressing Modes in 8085 microprocessor.pptx
3. Addressing Modes in 8085 microprocessor.pptx
 
Registers-shift register
Registers-shift registerRegisters-shift register
Registers-shift register
 
8085-microprocessor
8085-microprocessor8085-microprocessor
8085-microprocessor
 
latches
 latches latches
latches
 
Verilog hdl
Verilog hdlVerilog hdl
Verilog hdl
 
Basic theorems and properties of boolean algebra
Basic theorems and properties of boolean algebraBasic theorems and properties of boolean algebra
Basic theorems and properties of boolean algebra
 
Logic families
Logic familiesLogic families
Logic families
 
Digital signal processor architecture
Digital signal processor architectureDigital signal processor architecture
Digital signal processor architecture
 
Encoder and decoder
Encoder and decoderEncoder and decoder
Encoder and decoder
 
Decoders-Digital Electronics
Decoders-Digital ElectronicsDecoders-Digital Electronics
Decoders-Digital Electronics
 
Verilog tutorial
Verilog tutorialVerilog tutorial
Verilog tutorial
 
ARM7-ARCHITECTURE
ARM7-ARCHITECTURE ARM7-ARCHITECTURE
ARM7-ARCHITECTURE
 
30. 8086 microprocessor pipelined architecture
30. 8086 microprocessor pipelined architecture30. 8086 microprocessor pipelined architecture
30. 8086 microprocessor pipelined architecture
 
Number system in Digital Electronics
Number system in Digital ElectronicsNumber system in Digital Electronics
Number system in Digital Electronics
 
Weighted and Non Weighted Codes
Weighted and Non Weighted CodesWeighted and Non Weighted Codes
Weighted and Non Weighted Codes
 
Universal gate BY Abdullah
Universal gate BY AbdullahUniversal gate BY Abdullah
Universal gate BY Abdullah
 
Multiplexers & Demultiplexers
Multiplexers & DemultiplexersMultiplexers & Demultiplexers
Multiplexers & Demultiplexers
 
Flag register 8086 assignment
Flag register 8086 assignmentFlag register 8086 assignment
Flag register 8086 assignment
 
DECODER AND ENCODER (1).pptx
DECODER AND ENCODER (1).pptxDECODER AND ENCODER (1).pptx
DECODER AND ENCODER (1).pptx
 

Similaire à Decoders.pptx

Lcdf4 chap 03_p2
Lcdf4 chap 03_p2Lcdf4 chap 03_p2
Lcdf4 chap 03_p2ozgur_can
 
ENG 202 – Digital Electronics 1 - Chapter 4 (1).pptx
ENG 202 – Digital Electronics 1 - Chapter 4 (1).pptxENG 202 – Digital Electronics 1 - Chapter 4 (1).pptx
ENG 202 – Digital Electronics 1 - Chapter 4 (1).pptxAishah928448
 
DLD Lecture No 22 Decoder Circuit and Types of Decoder.pptx
DLD Lecture No 22 Decoder Circuit and Types of Decoder.pptxDLD Lecture No 22 Decoder Circuit and Types of Decoder.pptx
DLD Lecture No 22 Decoder Circuit and Types of Decoder.pptxSaveraAyub2
 
7.-Elektronika-Digital-Dekoder-Enkoder-7Segment.ppt
7.-Elektronika-Digital-Dekoder-Enkoder-7Segment.ppt7.-Elektronika-Digital-Dekoder-Enkoder-7Segment.ppt
7.-Elektronika-Digital-Dekoder-Enkoder-7Segment.pptArissandi6
 
Logic Design - Chapter 5: Part1 Combinattional Logic
Logic Design - Chapter 5: Part1 Combinattional LogicLogic Design - Chapter 5: Part1 Combinattional Logic
Logic Design - Chapter 5: Part1 Combinattional LogicGouda Mando
 
15CS32 ADE Module 3
15CS32 ADE Module 315CS32 ADE Module 3
15CS32 ADE Module 3RLJIT
 
B sc cs i bo-de u-iii combitional logic circuit
B sc cs i bo-de u-iii combitional logic circuitB sc cs i bo-de u-iii combitional logic circuit
B sc cs i bo-de u-iii combitional logic circuitRai University
 
Decoders and encoders
Decoders and encodersDecoders and encoders
Decoders and encoderssanket1996
 
Chapter 4 combinational circuit
Chapter 4 combinational circuit Chapter 4 combinational circuit
Chapter 4 combinational circuit GulAhmad16
 
Two fish & Rijndael (AES) Encryption Algorithm
Two fish & Rijndael (AES) Encryption AlgorithmTwo fish & Rijndael (AES) Encryption Algorithm
Two fish & Rijndael (AES) Encryption AlgorithmRifat Tasnim
 
Combinational circuit
Combinational circuitCombinational circuit
Combinational circuitsabina deshar
 
Conclusion in this titty tittle 106_1.ppt
Conclusion in this titty tittle 106_1.pptConclusion in this titty tittle 106_1.ppt
Conclusion in this titty tittle 106_1.pptKelvinSerimwe
 

Similaire à Decoders.pptx (20)

STLD-Combinational logic design
STLD-Combinational  logic design STLD-Combinational  logic design
STLD-Combinational logic design
 
Lcdf4 chap 03_p2
Lcdf4 chap 03_p2Lcdf4 chap 03_p2
Lcdf4 chap 03_p2
 
ENG 202 – Digital Electronics 1 - Chapter 4 (1).pptx
ENG 202 – Digital Electronics 1 - Chapter 4 (1).pptxENG 202 – Digital Electronics 1 - Chapter 4 (1).pptx
ENG 202 – Digital Electronics 1 - Chapter 4 (1).pptx
 
DLD Lecture No 22 Decoder Circuit and Types of Decoder.pptx
DLD Lecture No 22 Decoder Circuit and Types of Decoder.pptxDLD Lecture No 22 Decoder Circuit and Types of Decoder.pptx
DLD Lecture No 22 Decoder Circuit and Types of Decoder.pptx
 
ATT SMK.pptx
ATT SMK.pptxATT SMK.pptx
ATT SMK.pptx
 
Chapter-04.pdf
Chapter-04.pdfChapter-04.pdf
Chapter-04.pdf
 
Lecture 3
Lecture 3Lecture 3
Lecture 3
 
08 decoder
08 decoder08 decoder
08 decoder
 
7.-Elektronika-Digital-Dekoder-Enkoder-7Segment.ppt
7.-Elektronika-Digital-Dekoder-Enkoder-7Segment.ppt7.-Elektronika-Digital-Dekoder-Enkoder-7Segment.ppt
7.-Elektronika-Digital-Dekoder-Enkoder-7Segment.ppt
 
Combinational circuit
Combinational circuitCombinational circuit
Combinational circuit
 
Logic Design - Chapter 5: Part1 Combinattional Logic
Logic Design - Chapter 5: Part1 Combinattional LogicLogic Design - Chapter 5: Part1 Combinattional Logic
Logic Design - Chapter 5: Part1 Combinattional Logic
 
15CS32 ADE Module 3
15CS32 ADE Module 315CS32 ADE Module 3
15CS32 ADE Module 3
 
UNIT3.3.pdf
UNIT3.3.pdfUNIT3.3.pdf
UNIT3.3.pdf
 
B sc cs i bo-de u-iii combitional logic circuit
B sc cs i bo-de u-iii combitional logic circuitB sc cs i bo-de u-iii combitional logic circuit
B sc cs i bo-de u-iii combitional logic circuit
 
Decoders and encoders
Decoders and encodersDecoders and encoders
Decoders and encoders
 
Chapter 4 combinational circuit
Chapter 4 combinational circuit Chapter 4 combinational circuit
Chapter 4 combinational circuit
 
11.ppt
11.ppt11.ppt
11.ppt
 
Two fish & Rijndael (AES) Encryption Algorithm
Two fish & Rijndael (AES) Encryption AlgorithmTwo fish & Rijndael (AES) Encryption Algorithm
Two fish & Rijndael (AES) Encryption Algorithm
 
Combinational circuit
Combinational circuitCombinational circuit
Combinational circuit
 
Conclusion in this titty tittle 106_1.ppt
Conclusion in this titty tittle 106_1.pptConclusion in this titty tittle 106_1.ppt
Conclusion in this titty tittle 106_1.ppt
 

Dernier

Java Programming :Event Handling(Types of Events)
Java Programming :Event Handling(Types of Events)Java Programming :Event Handling(Types of Events)
Java Programming :Event Handling(Types of Events)simmis5
 
Double Revolving field theory-how the rotor develops torque
Double Revolving field theory-how the rotor develops torqueDouble Revolving field theory-how the rotor develops torque
Double Revolving field theory-how the rotor develops torqueBhangaleSonal
 
KubeKraft presentation @CloudNativeHooghly
KubeKraft presentation @CloudNativeHooghlyKubeKraft presentation @CloudNativeHooghly
KubeKraft presentation @CloudNativeHooghlysanyuktamishra911
 
Thermal Engineering -unit - III & IV.ppt
Thermal Engineering -unit - III & IV.pptThermal Engineering -unit - III & IV.ppt
Thermal Engineering -unit - III & IV.pptDineshKumar4165
 
data_management_and _data_science_cheat_sheet.pdf
data_management_and _data_science_cheat_sheet.pdfdata_management_and _data_science_cheat_sheet.pdf
data_management_and _data_science_cheat_sheet.pdfJiananWang21
 
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
Booking open Available Pune Call Girls Koregaon Park  6297143586 Call Hot Ind...Booking open Available Pune Call Girls Koregaon Park  6297143586 Call Hot Ind...
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...Call Girls in Nagpur High Profile
 
University management System project report..pdf
University management System project report..pdfUniversity management System project report..pdf
University management System project report..pdfKamal Acharya
 
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...Christo Ananth
 
Generative AI or GenAI technology based PPT
Generative AI or GenAI technology based PPTGenerative AI or GenAI technology based PPT
Generative AI or GenAI technology based PPTbhaskargani46
 
AKTU Computer Networks notes --- Unit 3.pdf
AKTU Computer Networks notes ---  Unit 3.pdfAKTU Computer Networks notes ---  Unit 3.pdf
AKTU Computer Networks notes --- Unit 3.pdfankushspencer015
 
Call for Papers - International Journal of Intelligent Systems and Applicatio...
Call for Papers - International Journal of Intelligent Systems and Applicatio...Call for Papers - International Journal of Intelligent Systems and Applicatio...
Call for Papers - International Journal of Intelligent Systems and Applicatio...Christo Ananth
 
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...Christo Ananth
 
The Most Attractive Pune Call Girls Budhwar Peth 8250192130 Will You Miss Thi...
The Most Attractive Pune Call Girls Budhwar Peth 8250192130 Will You Miss Thi...The Most Attractive Pune Call Girls Budhwar Peth 8250192130 Will You Miss Thi...
The Most Attractive Pune Call Girls Budhwar Peth 8250192130 Will You Miss Thi...ranjana rawat
 
PVC VS. FIBERGLASS (FRP) GRAVITY SEWER - UNI BELL
PVC VS. FIBERGLASS (FRP) GRAVITY SEWER - UNI BELLPVC VS. FIBERGLASS (FRP) GRAVITY SEWER - UNI BELL
PVC VS. FIBERGLASS (FRP) GRAVITY SEWER - UNI BELLManishPatel169454
 
Thermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - VThermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - VDineshKumar4165
 
The Most Attractive Pune Call Girls Manchar 8250192130 Will You Miss This Cha...
The Most Attractive Pune Call Girls Manchar 8250192130 Will You Miss This Cha...The Most Attractive Pune Call Girls Manchar 8250192130 Will You Miss This Cha...
The Most Attractive Pune Call Girls Manchar 8250192130 Will You Miss This Cha...ranjana rawat
 
Unleashing the Power of the SORA AI lastest leap
Unleashing the Power of the SORA AI lastest leapUnleashing the Power of the SORA AI lastest leap
Unleashing the Power of the SORA AI lastest leapRishantSharmaFr
 
notes on Evolution Of Analytic Scalability.ppt
notes on Evolution Of Analytic Scalability.pptnotes on Evolution Of Analytic Scalability.ppt
notes on Evolution Of Analytic Scalability.pptMsecMca
 

Dernier (20)

Java Programming :Event Handling(Types of Events)
Java Programming :Event Handling(Types of Events)Java Programming :Event Handling(Types of Events)
Java Programming :Event Handling(Types of Events)
 
Double Revolving field theory-how the rotor develops torque
Double Revolving field theory-how the rotor develops torqueDouble Revolving field theory-how the rotor develops torque
Double Revolving field theory-how the rotor develops torque
 
KubeKraft presentation @CloudNativeHooghly
KubeKraft presentation @CloudNativeHooghlyKubeKraft presentation @CloudNativeHooghly
KubeKraft presentation @CloudNativeHooghly
 
Thermal Engineering -unit - III & IV.ppt
Thermal Engineering -unit - III & IV.pptThermal Engineering -unit - III & IV.ppt
Thermal Engineering -unit - III & IV.ppt
 
data_management_and _data_science_cheat_sheet.pdf
data_management_and _data_science_cheat_sheet.pdfdata_management_and _data_science_cheat_sheet.pdf
data_management_and _data_science_cheat_sheet.pdf
 
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
Booking open Available Pune Call Girls Koregaon Park  6297143586 Call Hot Ind...Booking open Available Pune Call Girls Koregaon Park  6297143586 Call Hot Ind...
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
 
University management System project report..pdf
University management System project report..pdfUniversity management System project report..pdf
University management System project report..pdf
 
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
 
Generative AI or GenAI technology based PPT
Generative AI or GenAI technology based PPTGenerative AI or GenAI technology based PPT
Generative AI or GenAI technology based PPT
 
AKTU Computer Networks notes --- Unit 3.pdf
AKTU Computer Networks notes ---  Unit 3.pdfAKTU Computer Networks notes ---  Unit 3.pdf
AKTU Computer Networks notes --- Unit 3.pdf
 
Call for Papers - International Journal of Intelligent Systems and Applicatio...
Call for Papers - International Journal of Intelligent Systems and Applicatio...Call for Papers - International Journal of Intelligent Systems and Applicatio...
Call for Papers - International Journal of Intelligent Systems and Applicatio...
 
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...
 
The Most Attractive Pune Call Girls Budhwar Peth 8250192130 Will You Miss Thi...
The Most Attractive Pune Call Girls Budhwar Peth 8250192130 Will You Miss Thi...The Most Attractive Pune Call Girls Budhwar Peth 8250192130 Will You Miss Thi...
The Most Attractive Pune Call Girls Budhwar Peth 8250192130 Will You Miss Thi...
 
PVC VS. FIBERGLASS (FRP) GRAVITY SEWER - UNI BELL
PVC VS. FIBERGLASS (FRP) GRAVITY SEWER - UNI BELLPVC VS. FIBERGLASS (FRP) GRAVITY SEWER - UNI BELL
PVC VS. FIBERGLASS (FRP) GRAVITY SEWER - UNI BELL
 
Thermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - VThermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - V
 
The Most Attractive Pune Call Girls Manchar 8250192130 Will You Miss This Cha...
The Most Attractive Pune Call Girls Manchar 8250192130 Will You Miss This Cha...The Most Attractive Pune Call Girls Manchar 8250192130 Will You Miss This Cha...
The Most Attractive Pune Call Girls Manchar 8250192130 Will You Miss This Cha...
 
(INDIRA) Call Girl Bhosari Call Now 8617697112 Bhosari Escorts 24x7
(INDIRA) Call Girl Bhosari Call Now 8617697112 Bhosari Escorts 24x7(INDIRA) Call Girl Bhosari Call Now 8617697112 Bhosari Escorts 24x7
(INDIRA) Call Girl Bhosari Call Now 8617697112 Bhosari Escorts 24x7
 
Unleashing the Power of the SORA AI lastest leap
Unleashing the Power of the SORA AI lastest leapUnleashing the Power of the SORA AI lastest leap
Unleashing the Power of the SORA AI lastest leap
 
NFPA 5000 2024 standard .
NFPA 5000 2024 standard                                  .NFPA 5000 2024 standard                                  .
NFPA 5000 2024 standard .
 
notes on Evolution Of Analytic Scalability.ppt
notes on Evolution Of Analytic Scalability.pptnotes on Evolution Of Analytic Scalability.ppt
notes on Evolution Of Analytic Scalability.ppt
 

Decoders.pptx

  • 1.
  • 2. 2 Combinational Circuit Design CONTENTS Module-2  Binary adder and subtractor  Ripple carry adders/subtractors and fast adders  Binary decoders, encoders  Multiplexers and de-multiplexers  Logic functions using decoders and multiplexers  Code converters  Magnitude comparator
  • 3. 3 Number Systems CONTENTS Lecture-3  Decoder  Designing Higher order decoder for lower order decoder  Boolean function Implementation using Decoder
  • 4. 4 BOOKS Textbooks 1. M.Morris Mano, Michael D Ciletti, Digital Design, 5th edition, Pearson Publishers, 2013. 2. R.P. Jain, “Modern Digital Electronics”, 4th edition, TMH. References 1. M.Morris Mano, Charles R. Kime, Tom Martin, Logic and Computer Design Fundamentals, 4th edition, Pearson Publishers. 2. C. H. Roth and L. L. Kinney, Fundamentals of Logic Design, 5th edition, Cengage Publishers. Combinational Circuit Design
  • 6. 6 DECODER  In digital system, discrete information are represented by binary codes. n bit code → 2n discrete element  A decoder is a combinational circuit that converts binary information of n input lines to maximum of 2n outputs (may be fewer than 2n outputs), i.e., n to m line decoder where m≤2n. In general, the decoder take the form of n x 2n. E.g. 2x4, 3x8, 4x16 and so on.  Decoders can be used to implement other combinational logics as well as Boolean functions.  E.g.: BCD to 7-segment decoder Combinational Circuit Design n x m Decoder n inputs m outputs (m≤2n)
  • 7. 7 DECODER 2x4 Decoder  A 2x4 decoder has 2 inputs and 22= 4 outputs. Combinational Circuit Design 2x4 Decoder A B D0 D1 D2 D3 A B D0 D1 D2 D3 0 0 1 0 0 0 0 1 0 1 0 0 1 0 0 0 1 0 1 1 0 0 0 1
  • 8. 8
  • 9. 9 DECODER 2x4 Decoder Combinational Circuit Design  Here, D0 = A’B’ D1 = A’B D2 = AB’ D3 = AB  Each represents one minterm
  • 10. 10
  • 11. 11 DECODER 2x4 Decoder with enable input  An enable input used to enable the decoder operation. Here, the decoder is designed using NAND gates. Combinational Circuit Design E A B D0 D1 D2 D3 1 X X 1 1 1 1 0 0 0 0 1 1 1 0 0 1 1 0 1 1 0 1 0 1 1 0 1 0 1 1 1 1 1 0 2x4 Decoder A B D0 D1 D2 D3 E
  • 15. 15 Combinational Circuit Design DECODER 3x8 Decoder using 2x4 Decoder  To design a 3x8 decoder, we require two 2x4 decoders.  Here, both the 2x4 decoders will have same input A0 and A1  A2 can be connected to the enable pins of both the decoders A2 A1 A0 Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 1 1 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 1 0 1 0 0 0 0 0 1 0 0 1 1 0 0 0 0 0 0 0 1 0 1 1 1 0 0 0 0 0 0 0 1
  • 16. 16 Combinational Circuit Design DECODER 3x8 Decoder using 2x4 Decoder
  • 17. 17 4x16 Decoder using 3x8 Decoder Combinational Circuit Design A B C D DECODER
  • 18. 18 Question: Design a 4x16 decoder using appropriate number of (i) 3x8 Decoders (ii) 2x4 Decoders Combinational Circuit Design DECODER: PRACTICE PROBLEM
  • 19. 19 Question: Design the full adder circuit using appropriate number of decoders and logic gates. Combinational Circuit Design DECODER Solution:  From the truth table, it can be observed that  Since there are three inputs and a total of eight minterms, we need a 3x8 decoder. The decoder generates the eight minterms for x, y, and z.  The OR gate for output S forms the logical sum of minterms 1, 2, 4, and 7. The OR gate for output C forms the logical sum of minterms 3, 5, 6, and 7.
  • 21. 21 Question: Design the following Boolean function using appropriate decoder and logic gates 𝐹 = 𝑥′𝑦 + 𝑧 Combinational Circuit Design DECODER Solution: 𝐹 = 𝑥′𝑦 + 𝑧 = 𝑥′ 𝑦(𝑧 + 𝑧′ ) + 𝑥 + 𝑥′ (𝑦 + 𝑦′)𝑧 = 𝑥′ 𝑦𝑧 + 𝑥′ 𝑦𝑧′ + (𝑥𝑦 + 𝑥′ 𝑦 + 𝑥𝑦′ + 𝑥′ 𝑦′)𝑧 = 𝒙′𝒚𝒛 + 𝑥′𝑦𝑧′ + 𝑥𝑦𝑧 + 𝒙′𝒚𝒛 + 𝑥𝑦′𝑧 + 𝑥′𝑦′𝑧 = 𝒎𝟑 + 𝑚2 + 𝑚7 + 𝑚5 + 𝑚1 = 𝜮(𝟏, 𝟐, 𝟑, 𝟓, 𝟕)
  • 22. 22 Logic Design:  As in this Boolean function has 3 input variables, so we require a 3x8 decoder and one OR gate for implementing the Boolean function. Combinational Circuit Design DECODER
  • 23. 23 Please follow the instructions of the government and stay safe Combinational Circuit Design