SlideShare une entreprise Scribd logo

Fueling the datasphere how RISC-V enables the storage ecosystem

•Télécharger en tant que PPTX, PDF•
•
RISC-V International
RISC-V International

RISC-V Summit 2020 presentation

Technologie
1  sur  21
Fueling the Datasphere How RISC-V Enables the Storage Ecosystem RISC-V SUMMIT 2020 Richard Bohn Engineering Director
01 Our RISC-V Story 02 Microprocessor Details 03 RISC-V at the Edge
Our RISC-V Story
Seagate is the Data Storage Industry Leader $10B+ Annual Revenue 400+ EB Shipped Annually Storage Innovation 40+ Years World’s Data Stored 40%
Expertise Across all Technology Fields 5+ Global Storage System OEMs Cloud Providers 5+ Leading Technology Companies 5+ Global We provide storage infrastructure for most of the world's data.
Background Global Data Explosion • Market transformations driving new storage needs • Mainframe → client-server → mobile-cloud → edge • Data creation expected to grow to 175ZB by 2025 RISC-V in the Storage Ecosystem • New technologies are driving new processing requirements • RISC-V meets those needs in a way not met by the marketplace • The edge requires new security and computation innovation • RISC-V driving new wave of innovation in domain-specific solutions Enabling Technologies • Heat-assisted magnetic recording (HAMR) driving capacity gains • MACH.2 multi-actuator technology enables high-performance access to mass quantities of data generated on the edge
Seagate’s RISC-V Story 2019- Today Origins of RISC-V Work • For years, Seagate shipped a simple internally-designed CPU with a custom ISA • Firmware developed using a fancy assembler, but no real compiler support • In 2015, Seagate decided to develop compiler support for this CPU as a side project • Discovered the RISC-V project and decided to instead design a new CPU • New CPU soon grew to be an aggressive out-of-order core Production-Capable Development • Tuned processor design point to target internal workloads where performance needs not being met with existing solutions • Expanded efforts to support production-quality feature set and verification • Actively engaged RISC-V community and standards development Next-Generation Capabilities • Next-generation development targeting new workloads • New area-optimized core targeting auxiliary and security applications • Coherent fabric development for multi-core deployments 2017- 2018 2015- 2016
Solving Domain-Specific Pain Point of Real-Time Processing Microarchitecture optimization, parallelism, and latency reduction Seagate RISC-V Core Legacy Core Disturbance detection filter (computational cycles) 3× Reduction RISC-V-Enabled Solution Functional Example: Motion Control Use Case Hard drive capacity is projected to exceed 50TB by 2026 At 50TB, track density will exceed 1 million tracks per inch (TPI) (2.4 nm positioning accuracy) The Problem Multi-stage actuators for coarse movement and fine positioning Real-Time Processing • Disturbance detection algorithms • Adaptive control features • Feed-forward compensation • High sample-rate computation Constraints • Power, space, and cost The Required Innovation
Microprocessor Details
Seagate’s First RISC-V High-Performance Core • Started development in 2015 • Highly configurable microarchitecture and feature set • Powering a fully functional hard drive demonstration • Combines features needed by real-time control applications with performance capabilities required for future workloads • Initial deployment targeting high-performance servo-actuator control workload Overview
High-Performance Core Technical Details (Current Silicon) • RV32IMFCN • Machine and user modes • Speculative out-of-order pipeline • 4-wide fetch and dispatch • 8-wide issue (peak) • High-performance instruction fetch: branch prediction, return address stack, loop buffer • Dual-ported load-store unit • Large L1 tightly-integrated memories • Multi-way L1 caches • Decoupled high-performance FPU • PLIC (Platform-Level Interrupt Controller​) • Native ECC support • RISC-V Debug and Trace Support
High-Performance Core Pipeline Address generation Alignment, rotation, error correction Fetch buffer IW, FPW, LSQ, ROB entries dispatched IW, FPW entries valid LSQ, RU entries valid LSU result formatting and store forwarding application, write-back of loads LSU SRAM access, store forward search Retirement, exception handling Execute and write- back of most integer ops, LSU AGEN Issue search SRAM access Decode, register rename
High-Performance Core Pipeline
Seagate High-Performance Core 1.00 1.00 1.00 0.77 0.93 0.86 2.04 3.12 3.26 0.00 0.50 1.00 1.50 2.00 2.50 3.00 3.50 Internal Workload #1 Internal Workload #2 Internal Workload #3 Processor A Processor B Seagate High-Performance Core
Area-Optimized Cores Overview • Began development in 2019 • Highly configurable microarchitecture and feature set • Enables auxiliary workloads and security applications • Targets small-footprint implementation of features over performance
Area-Optimized Cores Technical Details • RV32/64IMCBN • Machine, supervisor, and user modes • SV39/SV32 • 5-stage, single-issue, in-order pipeline • CLIC (Core-Local Interrupt Controller) • Enhanced PMP • Focus on optional security features • Native ECC support • RISC-V debug and trace
RISC-V at the Edge
RISC-V at the Edge Challenges of Data Movement • Edge devices generate massive amounts of data • Connectivity to the cloud is not sufficient to transport all data • How to quickly make decisions based on this massive amount of edge data? Need computation on edge devices. • How to keep data at the edge secure and trustworthy? RISC-V Enables Innovation at the Edge • Workloads are numerous and varied • Constraints on power and latency limit current applications • Domains-specific architectures enable use cases not previously possible with general purpose solutions • RISC-V opens up domain- specific computation to all RISC-V Strengthens Security at the Edge • Open, formally-proven security models • Best-in-class protections built in collaboration with top security experts across many companies
RISC-V at the Edge More RISC-V Summit 2020 Talks • “RISC-V: Accelerating Innovation in Data Storage” – Dr. John Morris • “Data on the Move: A RISC-V Opportunity” – Bruno Masson • “Comprehensive Pre-Si Verification of RISC-V Cores in a Storage Controller” – Bill McSpadden • “Data Trustworthiness at the Edge” – Manuel Offenberg 1.00 3.04 0.00 0.50 1.00 1.50 2.00 2.50 3.00 3.50 Seagate HPC Seagate HPC + Custom Tensor Ops AI Inference Performance
The Power of the RISC-V Ecosystem RISC-V Enables CPU Development for the Masses • CPU development is challenging, but RISC-V’s robust ecosystem makes it much easier • Strong commercial support is available for all phases of the design process • Direct collaborations through specification development enrich everyone. Get involved! RISC-V International Strategic Member Representation • Seagate is honored to serve on the RISC-V International Board of Directors as a representative for the strategic class of members • Feel free to reach out to Richard Bohn at richard.bohn@seagate.com with your thoughts on the future of RISC-V International
Thank you Richard Bohn richard.bohn@seagate.com RISC-V SUMMIT 2020

Recommandé

RISC-V growth and successes in technology and industry - embedded world 2021
RISC-V growth and successes in technology and industry - embedded world 2021RISC-V growth and successes in technology and industry - embedded world 2021
RISC-V growth and successes in technology and industry - embedded world 2021
RISC-V International
 
Esperanto accelerates machine learning with 1000+ low power RISC-V cores on a...
Esperanto accelerates machine learning with 1000+ low power RISC-V cores on a...Esperanto accelerates machine learning with 1000+ low power RISC-V cores on a...
Esperanto accelerates machine learning with 1000+ low power RISC-V cores on a...
RISC-V International
 
Tech talk with lampro mellon an open source solution for accelerating verific...
Tech talk with lampro mellon an open source solution for accelerating verific...Tech talk with lampro mellon an open source solution for accelerating verific...
Tech talk with lampro mellon an open source solution for accelerating verific...
RISC-V International
 
Semi dynamics high bandwidth vector capable RISC-V cores
Semi dynamics high bandwidth vector capable RISC-V coresSemi dynamics high bandwidth vector capable RISC-V cores
Semi dynamics high bandwidth vector capable RISC-V cores
RISC-V International
 
Secure IoT Firmware for RISC-V
Secure IoT Firmware for RISC-VSecure IoT Firmware for RISC-V
Secure IoT Firmware for RISC-V
RISC-V International
 
SemiDynamics new family of High Bandwidth Vector-capable Cores
SemiDynamics new family of High Bandwidth Vector-capable CoresSemiDynamics new family of High Bandwidth Vector-capable Cores
SemiDynamics new family of High Bandwidth Vector-capable Cores
RISC-V International
 
RISC-V Summit 2020: The Next Ten Years
RISC-V Summit 2020: The Next Ten YearsRISC-V Summit 2020: The Next Ten Years
RISC-V Summit 2020: The Next Ten Years
RISC-V International
 
Andes building a secure platform with the enhanced iopmp
Andes building a secure platform with the enhanced iopmpAndes building a secure platform with the enhanced iopmp
Andes building a secure platform with the enhanced iopmp
RISC-V International
 

Recommandé

RISC-V growth and successes in technology and industry - embedded world 2021
RISC-V growth and successes in technology and industry - embedded world 2021RISC-V growth and successes in technology and industry - embedded world 2021
RISC-V growth and successes in technology and industry - embedded world 2021
RISC-V International
 
Esperanto accelerates machine learning with 1000+ low power RISC-V cores on a...
Esperanto accelerates machine learning with 1000+ low power RISC-V cores on a...Esperanto accelerates machine learning with 1000+ low power RISC-V cores on a...
Esperanto accelerates machine learning with 1000+ low power RISC-V cores on a...
RISC-V International
 
Tech talk with lampro mellon an open source solution for accelerating verific...
Tech talk with lampro mellon an open source solution for accelerating verific...Tech talk with lampro mellon an open source solution for accelerating verific...
Tech talk with lampro mellon an open source solution for accelerating verific...
RISC-V International
 
Semi dynamics high bandwidth vector capable RISC-V cores
Semi dynamics high bandwidth vector capable RISC-V coresSemi dynamics high bandwidth vector capable RISC-V cores
Semi dynamics high bandwidth vector capable RISC-V cores
RISC-V International
 
Secure IoT Firmware for RISC-V
Secure IoT Firmware for RISC-VSecure IoT Firmware for RISC-V
Secure IoT Firmware for RISC-V
RISC-V International
 
SemiDynamics new family of High Bandwidth Vector-capable Cores
SemiDynamics new family of High Bandwidth Vector-capable CoresSemiDynamics new family of High Bandwidth Vector-capable Cores
SemiDynamics new family of High Bandwidth Vector-capable Cores
RISC-V International
 
RISC-V Summit 2020: The Next Ten Years
RISC-V Summit 2020: The Next Ten YearsRISC-V Summit 2020: The Next Ten Years
RISC-V Summit 2020: The Next Ten Years
RISC-V International
 
Andes building a secure platform with the enhanced iopmp
Andes building a secure platform with the enhanced iopmpAndes building a secure platform with the enhanced iopmp
Andes building a secure platform with the enhanced iopmp
RISC-V International
 
Gernot heiser unsw sydney and se l4 foundation
Gernot heiser unsw sydney and se l4 foundationGernot heiser unsw sydney and se l4 foundation
Gernot heiser unsw sydney and se l4 foundation
RISC-V International
 
RISC-V 30906 hex five multi_zone iot firmware
RISC-V 30906 hex five multi_zone iot firmwareRISC-V 30906 hex five multi_zone iot firmware
RISC-V 30906 hex five multi_zone iot firmware
RISC-V International
 
Easily emulating full systems on amazon fpg as
Easily emulating full systems on amazon fpg asEasily emulating full systems on amazon fpg as
Easily emulating full systems on amazon fpg as
RISC-V International
 
Andes RISC-V vector extension demystified-tutorial
Andes RISC-V vector extension demystified-tutorialAndes RISC-V vector extension demystified-tutorial
Andes RISC-V vector extension demystified-tutorial
RISC-V International
 
Data on the move a RISC-V opportunity
Data on the move a RISC-V opportunityData on the move a RISC-V opportunity
Data on the move a RISC-V opportunity
RISC-V International
 
Open j9 jdk on RISC-V
Open j9 jdk on RISC-VOpen j9 jdk on RISC-V
Open j9 jdk on RISC-V
RISC-V International
 
RISC-V 30908 patra
RISC-V 30908 patraRISC-V 30908 patra
RISC-V 30908 patra
RISC-V International
 
Andes RISC-V processor solutions
Andes RISC-V processor solutionsAndes RISC-V processor solutions
Andes RISC-V processor solutions
RISC-V International
 
RISC-V Foundation Overview
RISC-V Foundation OverviewRISC-V Foundation Overview
RISC-V Foundation Overview
RISC-V International
 
Closing the RISC-V compliance gap via fuzzing
Closing the RISC-V compliance gap via fuzzingClosing the RISC-V compliance gap via fuzzing
Closing the RISC-V compliance gap via fuzzing
RISC-V International
 
Reverse Engineering of Rocket Chip
Reverse Engineering of Rocket ChipReverse Engineering of Rocket Chip
Reverse Engineering of Rocket Chip
RISC-V International
 
Coco co-desing and co-verification of masked software implementations on cp us
Coco co-desing and co-verification of masked software implementations on cp usCoco co-desing and co-verification of masked software implementations on cp us
Coco co-desing and co-verification of masked software implementations on cp us
RISC-V International
 
Chips alliance omni xtend overview
Chips alliance omni xtend overviewChips alliance omni xtend overview
Chips alliance omni xtend overview
RISC-V International
 
RISC-V: The Open Era of Computing
RISC-V: The Open Era of ComputingRISC-V: The Open Era of Computing
RISC-V: The Open Era of Computing
RISC-V International
 
Andes enhancing verification coverage for risc v vector extension using riscv-dv
Andes enhancing verification coverage for risc v vector extension using riscv-dvAndes enhancing verification coverage for risc v vector extension using riscv-dv
Andes enhancing verification coverage for risc v vector extension using riscv-dv
RISC-V International
 
Tech talk with Antmicro - Building your world out of blocks with renode and l...
Tech talk with Antmicro - Building your world out of blocks with renode and l...Tech talk with Antmicro - Building your world out of blocks with renode and l...
Tech talk with Antmicro - Building your world out of blocks with renode and l...
RISC-V International
 
RISC-V 30946 manuel_offenberg_v3_notes
RISC-V 30946 manuel_offenberg_v3_notesRISC-V 30946 manuel_offenberg_v3_notes
RISC-V 30946 manuel_offenberg_v3_notes
RISC-V International
 
An Open Discussion of RISC-V BitManip, trends, and comparisons _ Cuff
An Open Discussion of RISC-V BitManip, trends, and comparisons _ Cuff An Open Discussion of RISC-V BitManip, trends, and comparisons _ Cuff
An Open Discussion of RISC-V BitManip, trends, and comparisons _ Cuff
RISC-V International
 
RISC-V Online Tutor
RISC-V Online TutorRISC-V Online Tutor
RISC-V Online Tutor
RISC-V International
 
Ziptillion boosting RISC-V with an efficient and os transparent memory comp...
Ziptillion boosting RISC-V with an efficient and os transparent memory comp...Ziptillion boosting RISC-V with an efficient and os transparent memory comp...
Ziptillion boosting RISC-V with an efficient and os transparent memory comp...
RISC-V International
 
20230614 LinuxONE Distinguished_Recognition ISSIP_Award_Talk.pptx
20230614 LinuxONE Distinguished_Recognition ISSIP_Award_Talk.pptx20230614 LinuxONE Distinguished_Recognition ISSIP_Award_Talk.pptx
20230614 LinuxONE Distinguished_Recognition ISSIP_Award_Talk.pptx
International Society of Service Innovation Professionals
 
What is Your Edge From the Cloud to the Edge, Extending Your Reach
What is Your Edge From the Cloud to the Edge, Extending Your ReachWhat is Your Edge From the Cloud to the Edge, Extending Your Reach
What is Your Edge From the Cloud to the Edge, Extending Your Reach
SUSE
 

Contenu connexe

Tendances

Tendances (20)

Gernot heiser unsw sydney and se l4 foundation
Gernot heiser unsw sydney and se l4 foundationGernot heiser unsw sydney and se l4 foundation
Gernot heiser unsw sydney and se l4 foundation
 
RISC-V 30906 hex five multi_zone iot firmware
RISC-V 30906 hex five multi_zone iot firmwareRISC-V 30906 hex five multi_zone iot firmware
RISC-V 30906 hex five multi_zone iot firmware
 
Easily emulating full systems on amazon fpg as
Easily emulating full systems on amazon fpg asEasily emulating full systems on amazon fpg as
Easily emulating full systems on amazon fpg as
 
Andes RISC-V vector extension demystified-tutorial
Andes RISC-V vector extension demystified-tutorialAndes RISC-V vector extension demystified-tutorial
Andes RISC-V vector extension demystified-tutorial
 
Data on the move a RISC-V opportunity
Data on the move a RISC-V opportunityData on the move a RISC-V opportunity
Data on the move a RISC-V opportunity
 
Open j9 jdk on RISC-V
Open j9 jdk on RISC-VOpen j9 jdk on RISC-V
Open j9 jdk on RISC-V
 
RISC-V 30908 patra
RISC-V 30908 patraRISC-V 30908 patra
RISC-V 30908 patra
 
Andes RISC-V processor solutions
Andes RISC-V processor solutionsAndes RISC-V processor solutions
Andes RISC-V processor solutions
 
RISC-V Foundation Overview
RISC-V Foundation OverviewRISC-V Foundation Overview
RISC-V Foundation Overview
 
Closing the RISC-V compliance gap via fuzzing
Closing the RISC-V compliance gap via fuzzingClosing the RISC-V compliance gap via fuzzing
Closing the RISC-V compliance gap via fuzzing
 
Reverse Engineering of Rocket Chip
Reverse Engineering of Rocket ChipReverse Engineering of Rocket Chip
Reverse Engineering of Rocket Chip
 
Coco co-desing and co-verification of masked software implementations on cp us
Coco co-desing and co-verification of masked software implementations on cp usCoco co-desing and co-verification of masked software implementations on cp us
Coco co-desing and co-verification of masked software implementations on cp us
 
Chips alliance omni xtend overview
Chips alliance omni xtend overviewChips alliance omni xtend overview
Chips alliance omni xtend overview
 
RISC-V: The Open Era of Computing
RISC-V: The Open Era of ComputingRISC-V: The Open Era of Computing
RISC-V: The Open Era of Computing
 
Andes enhancing verification coverage for risc v vector extension using riscv-dv
Andes enhancing verification coverage for risc v vector extension using riscv-dvAndes enhancing verification coverage for risc v vector extension using riscv-dv
Andes enhancing verification coverage for risc v vector extension using riscv-dv
 
Tech talk with Antmicro - Building your world out of blocks with renode and l...
Tech talk with Antmicro - Building your world out of blocks with renode and l...Tech talk with Antmicro - Building your world out of blocks with renode and l...
Tech talk with Antmicro - Building your world out of blocks with renode and l...
 
RISC-V 30946 manuel_offenberg_v3_notes
RISC-V 30946 manuel_offenberg_v3_notesRISC-V 30946 manuel_offenberg_v3_notes
RISC-V 30946 manuel_offenberg_v3_notes
 
An Open Discussion of RISC-V BitManip, trends, and comparisons _ Cuff
An Open Discussion of RISC-V BitManip, trends, and comparisons _ Cuff An Open Discussion of RISC-V BitManip, trends, and comparisons _ Cuff
An Open Discussion of RISC-V BitManip, trends, and comparisons _ Cuff
 
RISC-V Online Tutor
RISC-V Online TutorRISC-V Online Tutor
RISC-V Online Tutor
 
Ziptillion boosting RISC-V with an efficient and os transparent memory comp...
Ziptillion boosting RISC-V with an efficient and os transparent memory comp...Ziptillion boosting RISC-V with an efficient and os transparent memory comp...
Ziptillion boosting RISC-V with an efficient and os transparent memory comp...
 

Similaire à Fueling the datasphere how RISC-V enables the storage ecosystem

20230614 LinuxONE Distinguished_Recognition ISSIP_Award_Talk.pptx
20230614 LinuxONE Distinguished_Recognition ISSIP_Award_Talk.pptx20230614 LinuxONE Distinguished_Recognition ISSIP_Award_Talk.pptx
20230614 LinuxONE Distinguished_Recognition ISSIP_Award_Talk.pptx
International Society of Service Innovation Professionals
 
Tomorrow's Server Infrastructure Today
Tomorrow's Server Infrastructure TodayTomorrow's Server Infrastructure Today
Tomorrow's Server Infrastructure Today
Kingfin Enterprises Limited
 
Are you ready to be edgy? Bringing applications to the edge of the network
Are you ready to be edgy? Bringing applications to the edge of the networkAre you ready to be edgy? Bringing applications to the edge of the network
Are you ready to be edgy? Bringing applications to the edge of the network
Megan O'Keefe
 
Accelerating Innovation from Edge to Cloud
Accelerating Innovation from Edge to CloudAccelerating Innovation from Edge to Cloud
Accelerating Innovation from Edge to Cloud
Rebekah Rodriguez
 
Rambus corporate-overview
Rambus corporate-overviewRambus corporate-overview
Rambus corporate-overview
Rambus
 
Plenary_three_Cloud_computing_-_is_social_housing_ready_for_it_-_Phil_Copperw...
Plenary_three_Cloud_computing_-_is_social_housing_ready_for_it_-_Phil_Copperw...Plenary_three_Cloud_computing_-_is_social_housing_ready_for_it_-_Phil_Copperw...
Plenary_three_Cloud_computing_-_is_social_housing_ready_for_it_-_Phil_Copperw...
Phil Copperwheat
 
Understanding the Internet of Things Protocols
Understanding the Internet of Things ProtocolsUnderstanding the Internet of Things Protocols
Understanding the Internet of Things Protocols
Real-Time Innovations (RTI)
 
HKG18-500K1 - Keynote: Dileep Bhandarkar - Emerging Computing Trends in the D...
HKG18-500K1 - Keynote: Dileep Bhandarkar - Emerging Computing Trends in the D...HKG18-500K1 - Keynote: Dileep Bhandarkar - Emerging Computing Trends in the D...
HKG18-500K1 - Keynote: Dileep Bhandarkar - Emerging Computing Trends in the D...
Linaro
 

Similaire à Fueling the datasphere how RISC-V enables the storage ecosystem (20)

20230614 LinuxONE Distinguished_Recognition ISSIP_Award_Talk.pptx
20230614 LinuxONE Distinguished_Recognition ISSIP_Award_Talk.pptx20230614 LinuxONE Distinguished_Recognition ISSIP_Award_Talk.pptx
20230614 LinuxONE Distinguished_Recognition ISSIP_Award_Talk.pptx
 
What is Your Edge From the Cloud to the Edge, Extending Your Reach
What is Your Edge From the Cloud to the Edge, Extending Your ReachWhat is Your Edge From the Cloud to the Edge, Extending Your Reach
What is Your Edge From the Cloud to the Edge, Extending Your Reach
 
Tomorrow's Server Infrastructure Today
Tomorrow's Server Infrastructure TodayTomorrow's Server Infrastructure Today
Tomorrow's Server Infrastructure Today
 
"An introduction to Kx Technology - a Big Data solution", Kyra Coyne, Data Sc...
"An introduction to Kx Technology - a Big Data solution", Kyra Coyne, Data Sc..."An introduction to Kx Technology - a Big Data solution", Kyra Coyne, Data Sc...
"An introduction to Kx Technology - a Big Data solution", Kyra Coyne, Data Sc...
 
"An introduction to Kx Technology - a Big Data solution", Kyra Coyne, Data Sc...
"An introduction to Kx Technology - a Big Data solution", Kyra Coyne, Data Sc..."An introduction to Kx Technology - a Big Data solution", Kyra Coyne, Data Sc...
"An introduction to Kx Technology - a Big Data solution", Kyra Coyne, Data Sc...
 
Are you ready to be edgy? Bringing applications to the edge of the network
Are you ready to be edgy? Bringing applications to the edge of the networkAre you ready to be edgy? Bringing applications to the edge of the network
Are you ready to be edgy? Bringing applications to the edge of the network
 
Accelerating Innovation from Edge to Cloud
Accelerating Innovation from Edge to CloudAccelerating Innovation from Edge to Cloud
Accelerating Innovation from Edge to Cloud
 
Cloud computing infrastructure
Cloud computing infrastructure Cloud computing infrastructure
Cloud computing infrastructure
 
Supermicro AI Pod that’s Super Simple, Super Scalable, and Super Affordable
Supermicro AI Pod that’s Super Simple, Super Scalable, and Super AffordableSupermicro AI Pod that’s Super Simple, Super Scalable, and Super Affordable
Supermicro AI Pod that’s Super Simple, Super Scalable, and Super Affordable
 
transform your busines with superior cloud economics
transform your busines with superior cloud economicstransform your busines with superior cloud economics
transform your busines with superior cloud economics
 
Rambus corporate-overview
Rambus corporate-overviewRambus corporate-overview
Rambus corporate-overview
 
2016 asl hitachi
2016 asl hitachi2016 asl hitachi
2016 asl hitachi
 
Plenary_three_Cloud_computing_-_is_social_housing_ready_for_it_-_Phil_Copperw...
Plenary_three_Cloud_computing_-_is_social_housing_ready_for_it_-_Phil_Copperw...Plenary_three_Cloud_computing_-_is_social_housing_ready_for_it_-_Phil_Copperw...
Plenary_three_Cloud_computing_-_is_social_housing_ready_for_it_-_Phil_Copperw...
 
Understanding the Internet of Things Protocols
Understanding the Internet of Things ProtocolsUnderstanding the Internet of Things Protocols
Understanding the Internet of Things Protocols
 
IoTSummit: Create iot devices connected or on the edge using ai and ml
IoTSummit: Create iot devices connected or on the edge using ai and mlIoTSummit: Create iot devices connected or on the edge using ai and ml
IoTSummit: Create iot devices connected or on the edge using ai and ml
 
Accelerating Cloud Services - Intel
Accelerating Cloud Services - IntelAccelerating Cloud Services - Intel
Accelerating Cloud Services - Intel
 
OCP Telco Engineering Workshop at BCE2017
OCP Telco Engineering Workshop at BCE2017OCP Telco Engineering Workshop at BCE2017
OCP Telco Engineering Workshop at BCE2017
 
HKG18-500K1 - Keynote: Dileep Bhandarkar - Emerging Computing Trends in the D...
HKG18-500K1 - Keynote: Dileep Bhandarkar - Emerging Computing Trends in the D...HKG18-500K1 - Keynote: Dileep Bhandarkar - Emerging Computing Trends in the D...
HKG18-500K1 - Keynote: Dileep Bhandarkar - Emerging Computing Trends in the D...
 
Virtualization and cloud computing
Virtualization and cloud computingVirtualization and cloud computing
Virtualization and cloud computing
 
Cisco ACI with HashiCorp Terraform (APAC)
Cisco ACI with HashiCorp Terraform (APAC)Cisco ACI with HashiCorp Terraform (APAC)
Cisco ACI with HashiCorp Terraform (APAC)
 

Plus de RISC-V International

Plus de RISC-V International (19)

WD RISC-V inliner work effort
WD RISC-V inliner work effortWD RISC-V inliner work effort
WD RISC-V inliner work effort
 
RISC-V Zce Extension
RISC-V Zce ExtensionRISC-V Zce Extension
RISC-V Zce Extension
 
London Open Source Meetup for RISC-V
London Open Source Meetup for RISC-VLondon Open Source Meetup for RISC-V
London Open Source Meetup for RISC-V
 
RISC-V Introduction
RISC-V IntroductionRISC-V Introduction
RISC-V Introduction
 
Static partitioning virtualization on RISC-V
Static partitioning virtualization on RISC-VStatic partitioning virtualization on RISC-V
Static partitioning virtualization on RISC-V
 
Standardizing the tee with global platform and RISC-V
Standardizing the tee with global platform and RISC-VStandardizing the tee with global platform and RISC-V
Standardizing the tee with global platform and RISC-V
 
Security and functional safety
Security and functional safetySecurity and functional safety
Security and functional safety
 
RISC-V NOEL-V - A new high performance RISC-V Processor Family
RISC-V NOEL-V - A new high performance RISC-V Processor FamilyRISC-V NOEL-V - A new high performance RISC-V Processor Family
RISC-V NOEL-V - A new high performance RISC-V Processor Family
 
RISC-V 30910 kassem_ summit 2020 - so_c_gen
RISC-V 30910 kassem_ summit 2020 - so_c_genRISC-V 30910 kassem_ summit 2020 - so_c_gen
RISC-V 30910 kassem_ summit 2020 - so_c_gen
 
RISC-V 30907 summit 2020 joint picocom_mentor
RISC-V 30907 summit 2020 joint picocom_mentorRISC-V 30907 summit 2020 joint picocom_mentor
RISC-V 30907 summit 2020 joint picocom_mentor
 
RISC-V software state of the union
RISC-V software state of the unionRISC-V software state of the union
RISC-V software state of the union
 
Ripes tracking computer architecture throught visual and interactive simula...
Ripes tracking computer architecture throught visual and interactive simula...Ripes tracking computer architecture throught visual and interactive simula...
Ripes tracking computer architecture throught visual and interactive simula...
 
Porting tock to open titan
Porting tock to open titanPorting tock to open titan
Porting tock to open titan
 
Open source manufacturable pdk for sky water 130nm process node
Open source manufacturable pdk for sky water 130nm process nodeOpen source manufacturable pdk for sky water 130nm process node
Open source manufacturable pdk for sky water 130nm process node
 
Online test program generator for RISC-V processors
Online test program generator for RISC-V processorsOnline test program generator for RISC-V processors
Online test program generator for RISC-V processors
 
Klessydra t - designing vector coprocessors for multi-threaded edge-computing...
Klessydra t - designing vector coprocessors for multi-threaded edge-computing...Klessydra t - designing vector coprocessors for multi-threaded edge-computing...
Klessydra t - designing vector coprocessors for multi-threaded edge-computing...
 
Educating the computer architects of tomorrow's critical systems with RISC-V
Educating the computer architects of tomorrow's critical systems with RISC-VEducating the computer architects of tomorrow's critical systems with RISC-V
Educating the computer architects of tomorrow's critical systems with RISC-V
 
Developing for polar fire soc
Developing for polar fire socDeveloping for polar fire soc
Developing for polar fire soc
 
Data trustworthiness at the edge
Data trustworthiness at the edgeData trustworthiness at the edge
Data trustworthiness at the edge
 

Dernier

Raspberry Pi 5: Challenges and Solutions in Bringing up an OpenGL/Vulkan Driv...
Raspberry Pi 5: Challenges and Solutions in Bringing up an OpenGL/Vulkan Driv...Raspberry Pi 5: Challenges and Solutions in Bringing up an OpenGL/Vulkan Driv...
Raspberry Pi 5: Challenges and Solutions in Bringing up an OpenGL/Vulkan Driv...
Igalia
 
Boost PC performance: How more available memory can improve productivity
Boost PC performance: How more available memory can improve productivityBoost PC performance: How more available memory can improve productivity
Boost PC performance: How more available memory can improve productivity
Principled Technologies
 
A Year of the Servo Reboot: Where Are We Now?
A Year of the Servo Reboot: Where Are We Now?A Year of the Servo Reboot: Where Are We Now?
A Year of the Servo Reboot: Where Are We Now?
Igalia
 
From Event to Action: Accelerate Your Decision Making with Real-Time Automation
From Event to Action: Accelerate Your Decision Making with Real-Time AutomationFrom Event to Action: Accelerate Your Decision Making with Real-Time Automation
From Event to Action: Accelerate Your Decision Making with Real-Time Automation
Safe Software
 
CNv6 Instructor Chapter 6 Quality of Service
CNv6 Instructor Chapter 6 Quality of ServiceCNv6 Instructor Chapter 6 Quality of Service
CNv6 Instructor Chapter 6 Quality of Service
giselly40
 
08448380779 Call Girls In Greater Kailash - I Women Seeking Men
08448380779 Call Girls In Greater Kailash - I Women Seeking Men08448380779 Call Girls In Greater Kailash - I Women Seeking Men
08448380779 Call Girls In Greater Kailash - I Women Seeking Men
Delhi Call girls
 
Breaking the Kubernetes Kill Chain: Host Path Mount
Breaking the Kubernetes Kill Chain: Host Path MountBreaking the Kubernetes Kill Chain: Host Path Mount
Breaking the Kubernetes Kill Chain: Host Path Mount
Puma Security, LLC
 
The Codex of Business Writing Software for Real-World Solutions 2.pptx
The Codex of Business Writing Software for Real-World Solutions 2.pptxThe Codex of Business Writing Software for Real-World Solutions 2.pptx
The Codex of Business Writing Software for Real-World Solutions 2.pptx
Malak Abu Hammad
 
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Drew Madelung
 

Dernier (20)

Automating Google Workspace (GWS) & more with Apps Script
Automating Google Workspace (GWS) & more with Apps ScriptAutomating Google Workspace (GWS) & more with Apps Script
Automating Google Workspace (GWS) & more with Apps Script
 
Raspberry Pi 5: Challenges and Solutions in Bringing up an OpenGL/Vulkan Driv...
Raspberry Pi 5: Challenges and Solutions in Bringing up an OpenGL/Vulkan Driv...Raspberry Pi 5: Challenges and Solutions in Bringing up an OpenGL/Vulkan Driv...
Raspberry Pi 5: Challenges and Solutions in Bringing up an OpenGL/Vulkan Driv...
 
Boost PC performance: How more available memory can improve productivity
Boost PC performance: How more available memory can improve productivityBoost PC performance: How more available memory can improve productivity
Boost PC performance: How more available memory can improve productivity
 
The 7 Things I Know About Cyber Security After 25 Years | April 2024
The 7 Things I Know About Cyber Security After 25 Years | April 2024The 7 Things I Know About Cyber Security After 25 Years | April 2024
The 7 Things I Know About Cyber Security After 25 Years | April 2024
 
A Year of the Servo Reboot: Where Are We Now?
A Year of the Servo Reboot: Where Are We Now?A Year of the Servo Reboot: Where Are We Now?
A Year of the Servo Reboot: Where Are We Now?
 
Exploring the Future Potential of AI-Enabled Smartphone Processors
Exploring the Future Potential of AI-Enabled Smartphone ProcessorsExploring the Future Potential of AI-Enabled Smartphone Processors
Exploring the Future Potential of AI-Enabled Smartphone Processors
 
Powerful Google developer tools for immediate impact! (2023-24 C)
Powerful Google developer tools for immediate impact! (2023-24 C)Powerful Google developer tools for immediate impact! (2023-24 C)
Powerful Google developer tools for immediate impact! (2023-24 C)
 
Handwritten Text Recognition for manuscripts and early printed texts
Handwritten Text Recognition for manuscripts and early printed textsHandwritten Text Recognition for manuscripts and early printed texts
Handwritten Text Recognition for manuscripts and early printed texts
 
Data Cloud, More than a CDP by Matt Robison
Data Cloud, More than a CDP by Matt RobisonData Cloud, More than a CDP by Matt Robison
Data Cloud, More than a CDP by Matt Robison
 
Finology Group – Insurtech Innovation Award 2024
Finology Group – Insurtech Innovation Award 2024Finology Group – Insurtech Innovation Award 2024
Finology Group – Insurtech Innovation Award 2024
 
From Event to Action: Accelerate Your Decision Making with Real-Time Automation
From Event to Action: Accelerate Your Decision Making with Real-Time AutomationFrom Event to Action: Accelerate Your Decision Making with Real-Time Automation
From Event to Action: Accelerate Your Decision Making with Real-Time Automation
 
Advantages of Hiring UIUX Design Service Providers for Your Business
Advantages of Hiring UIUX Design Service Providers for Your BusinessAdvantages of Hiring UIUX Design Service Providers for Your Business
Advantages of Hiring UIUX Design Service Providers for Your Business
 
Workshop - Best of Both Worlds_ Combine KG and Vector search for enhanced R...
Workshop - Best of Both Worlds_ Combine KG and Vector search for enhanced R...Workshop - Best of Both Worlds_ Combine KG and Vector search for enhanced R...
Workshop - Best of Both Worlds_ Combine KG and Vector search for enhanced R...
 
CNv6 Instructor Chapter 6 Quality of Service
CNv6 Instructor Chapter 6 Quality of ServiceCNv6 Instructor Chapter 6 Quality of Service
CNv6 Instructor Chapter 6 Quality of Service
 
Slack Application Development 101 Slides
Slack Application Development 101 SlidesSlack Application Development 101 Slides
Slack Application Development 101 Slides
 
08448380779 Call Girls In Greater Kailash - I Women Seeking Men
08448380779 Call Girls In Greater Kailash - I Women Seeking Men08448380779 Call Girls In Greater Kailash - I Women Seeking Men
08448380779 Call Girls In Greater Kailash - I Women Seeking Men
 
Breaking the Kubernetes Kill Chain: Host Path Mount
Breaking the Kubernetes Kill Chain: Host Path MountBreaking the Kubernetes Kill Chain: Host Path Mount
Breaking the Kubernetes Kill Chain: Host Path Mount
 
Presentation on how to chat with PDF using ChatGPT code interpreter
Presentation on how to chat with PDF using ChatGPT code interpreterPresentation on how to chat with PDF using ChatGPT code interpreter
Presentation on how to chat with PDF using ChatGPT code interpreter
 
The Codex of Business Writing Software for Real-World Solutions 2.pptx
The Codex of Business Writing Software for Real-World Solutions 2.pptxThe Codex of Business Writing Software for Real-World Solutions 2.pptx
The Codex of Business Writing Software for Real-World Solutions 2.pptx
 
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
 

Fueling the datasphere how RISC-V enables the storage ecosystem

  • 1. Fueling the Datasphere How RISC-V Enables the Storage Ecosystem RISC-V SUMMIT 2020 Richard Bohn Engineering Director
  • 2. 01 Our RISC-V Story 02 Microprocessor Details 03 RISC-V at the Edge
  • 4. Seagate is the Data Storage Industry Leader $10B+ Annual Revenue 400+ EB Shipped Annually Storage Innovation 40+ Years World’s Data Stored 40%
  • 5. Expertise Across all Technology Fields 5+ Global Storage System OEMs Cloud Providers 5+ Leading Technology Companies 5+ Global We provide storage infrastructure for most of the world's data.
  • 6. Background Global Data Explosion • Market transformations driving new storage needs • Mainframe → client-server → mobile-cloud → edge • Data creation expected to grow to 175ZB by 2025 RISC-V in the Storage Ecosystem • New technologies are driving new processing requirements • RISC-V meets those needs in a way not met by the marketplace • The edge requires new security and computation innovation • RISC-V driving new wave of innovation in domain-specific solutions Enabling Technologies • Heat-assisted magnetic recording (HAMR) driving capacity gains • MACH.2 multi-actuator technology enables high-performance access to mass quantities of data generated on the edge
  • 7. Seagate’s RISC-V Story 2019- Today Origins of RISC-V Work • For years, Seagate shipped a simple internally-designed CPU with a custom ISA • Firmware developed using a fancy assembler, but no real compiler support • In 2015, Seagate decided to develop compiler support for this CPU as a side project • Discovered the RISC-V project and decided to instead design a new CPU • New CPU soon grew to be an aggressive out-of-order core Production-Capable Development • Tuned processor design point to target internal workloads where performance needs not being met with existing solutions • Expanded efforts to support production-quality feature set and verification • Actively engaged RISC-V community and standards development Next-Generation Capabilities • Next-generation development targeting new workloads • New area-optimized core targeting auxiliary and security applications • Coherent fabric development for multi-core deployments 2017- 2018 2015- 2016
  • 8. Solving Domain-Specific Pain Point of Real-Time Processing Microarchitecture optimization, parallelism, and latency reduction Seagate RISC-V Core Legacy Core Disturbance detection filter (computational cycles) 3× Reduction RISC-V-Enabled Solution Functional Example: Motion Control Use Case Hard drive capacity is projected to exceed 50TB by 2026 At 50TB, track density will exceed 1 million tracks per inch (TPI) (2.4 nm positioning accuracy) The Problem Multi-stage actuators for coarse movement and fine positioning Real-Time Processing • Disturbance detection algorithms • Adaptive control features • Feed-forward compensation • High sample-rate computation Constraints • Power, space, and cost The Required Innovation
  • 10. Seagate’s First RISC-V High-Performance Core • Started development in 2015 • Highly configurable microarchitecture and feature set • Powering a fully functional hard drive demonstration • Combines features needed by real-time control applications with performance capabilities required for future workloads • Initial deployment targeting high-performance servo-actuator control workload Overview
  • 11. High-Performance Core Technical Details (Current Silicon) • RV32IMFCN • Machine and user modes • Speculative out-of-order pipeline • 4-wide fetch and dispatch • 8-wide issue (peak) • High-performance instruction fetch: branch prediction, return address stack, loop buffer • Dual-ported load-store unit • Large L1 tightly-integrated memories • Multi-way L1 caches • Decoupled high-performance FPU • PLIC (Platform-Level Interrupt Controller​) • Native ECC support • RISC-V Debug and Trace Support
  • 12. High-Performance Core Pipeline Address generation Alignment, rotation, error correction Fetch buffer IW, FPW, LSQ, ROB entries dispatched IW, FPW entries valid LSQ, RU entries valid LSU result formatting and store forwarding application, write-back of loads LSU SRAM access, store forward search Retirement, exception handling Execute and write- back of most integer ops, LSU AGEN Issue search SRAM access Decode, register rename
  • 14. Seagate High-Performance Core 1.00 1.00 1.00 0.77 0.93 0.86 2.04 3.12 3.26 0.00 0.50 1.00 1.50 2.00 2.50 3.00 3.50 Internal Workload #1 Internal Workload #2 Internal Workload #3 Processor A Processor B Seagate High-Performance Core
  • 15. Area-Optimized Cores Overview • Began development in 2019 • Highly configurable microarchitecture and feature set • Enables auxiliary workloads and security applications • Targets small-footprint implementation of features over performance
  • 16. Area-Optimized Cores Technical Details • RV32/64IMCBN • Machine, supervisor, and user modes • SV39/SV32 • 5-stage, single-issue, in-order pipeline • CLIC (Core-Local Interrupt Controller) • Enhanced PMP • Focus on optional security features • Native ECC support • RISC-V debug and trace
  • 18. RISC-V at the Edge Challenges of Data Movement • Edge devices generate massive amounts of data • Connectivity to the cloud is not sufficient to transport all data • How to quickly make decisions based on this massive amount of edge data? Need computation on edge devices. • How to keep data at the edge secure and trustworthy? RISC-V Enables Innovation at the Edge • Workloads are numerous and varied • Constraints on power and latency limit current applications • Domains-specific architectures enable use cases not previously possible with general purpose solutions • RISC-V opens up domain- specific computation to all RISC-V Strengthens Security at the Edge • Open, formally-proven security models • Best-in-class protections built in collaboration with top security experts across many companies
  • 19. RISC-V at the Edge More RISC-V Summit 2020 Talks • “RISC-V: Accelerating Innovation in Data Storage” – Dr. John Morris • “Data on the Move: A RISC-V Opportunity” – Bruno Masson • “Comprehensive Pre-Si Verification of RISC-V Cores in a Storage Controller” – Bill McSpadden • “Data Trustworthiness at the Edge” – Manuel Offenberg 1.00 3.04 0.00 0.50 1.00 1.50 2.00 2.50 3.00 3.50 Seagate HPC Seagate HPC + Custom Tensor Ops AI Inference Performance
  • 20. The Power of the RISC-V Ecosystem RISC-V Enables CPU Development for the Masses • CPU development is challenging, but RISC-V’s robust ecosystem makes it much easier • Strong commercial support is available for all phases of the design process • Direct collaborations through specification development enrich everyone. Get involved! RISC-V International Strategic Member Representation • Seagate is honored to serve on the RISC-V International Board of Directors as a representative for the strategic class of members • Feel free to reach out to Richard Bohn at richard.bohn@seagate.com with your thoughts on the future of RISC-V International

Notes de l'éditeur

  1. Through expertise in microarchitecture optimization, and targeted focus on instruction-specific latency reduction, the performance of critical servo-algorithms has been significantly enhanced by this novel-processor. As an example, we have seen a 3x reduction in the cycles required to perform Disturbance-detection computation.  The efficient performance enabled by this technology will directly enable the future deployment of Seagate's mass-capacity solutions.
  2. In the left inset picture see Seagate’s first RISC-V core...specifically designed by Seagate for High-Performance real-time processing and available in production-capable silicon today. Building on core RISC-V technology, this processor is powering the world's first RISC-V enabled HDD demonstration. More information on this processor can be found in the breakout session "Fueling the Datasphere" by Seagate's Richard Bohn.