Electrical Schematic
Open Hardware PowerPC Notebook motherboard
version May 2020
https://www.powerpc-notebook.org
https://gitlab.com/power-progress-community/oshw-powerpc-notebook/powerpc-laptop-mobo/-/blob/master/PPC_notebook_electrical_schematics_v0.4.pdf
Apidays New York 2024 - The value of a flexible API Management solution for O...
Electrical Schematic Open Hardware PowerPC Notebook motherboard v. 0.4
1. 1
1
2
2
3
3
4
4
5
5
A A
B B
C C
D D
Version Control
Version
V0.1
Date
2018/12
Modifications
First release of Schematics
Page Description
1 SCHEMATIC PAGE LISTING
2
3
SYSTEM BLOCK DIAGRAM
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
T2080 FIRST BANK DDR3L INTERFACE
31
32
T2080 IFC INTERFACE
T2080 NOR and NAND FLASH INTERFACE
T2080 SPI FLASH and SDHC INTERFACE
T2080 SYSTEM LOGIC INTERFACE
T2080 ETHERNET and SERDES INTERFACE
T2080 USB INTERFACE
33
ACB_0001_0
SYSTEM POWER INPUT
T2080 CORE POWER CONVERTOR
SYSTEM CLOCK GENERATORs (cont.)
MECHANICALs
SYSTEM POWER CONVERTORs
CPLD WRAPPER AND IO EXPANDER
CHANGE LIST
SYSTEM POWER CONVERTORs (cont.)
SYSTEM CLOCK GENERATORs
RGMII ETHERNET PORT 1
KEYBOARD INTERFACE
KB_LED_AND_LED
T2080 DUART and I2C DEVICE INTERFACE
T2080 GROUND
T2080 POWER SUPPLY (cont.)
T2080 POWER SUPPLY
ETHERNET PORT CONNECTOR
SATA3 CONTROLLER
SATA3 CONNECTORS
USB3 CONTROLLER CONNECTORS
USB3 CONTROLLER
PCIE CONNECTORS
PCIE BRIDGE
3G LTE MODEM
PCIE BRIDGE POWER
MXM PCIE
MXM VIDEO OUT
I2C WRAPPER
AUDIO CMEDIA
AUDIO CONNECTORS
MAIN POWER
BATTERY CHARGER
34
35
36
37
38
39
40
41
V0.2 2019/09 Second release of Schematics
T2080 SECOND BANK DDR3L INTERFACE
42
43
USB_HUB V0.3 2020/04 Third release of Schematics
44
ETHERNET CARD
V0.4 2020/05 Fourth release of Schematics
Project
Creation Date Last modify date
Designed by: Controlled by: approved by:
PCB Code BOM file
Sheet of REV.
Format
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2
Page title
PAGE LISTING
0 B1 41
Monday, May 25, 2020
PROTO
Project
Creation Date Last modify date
Designed by: Controlled by: approved by:
PCB Code BOM file
Sheet of REV.
Format
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2
Page title
PAGE LISTING
0 B1 41
Monday, May 25, 2020
PROTO
Project
Creation Date Last modify date
Designed by: Controlled by: approved by:
PCB Code BOM file
Sheet of REV.
Format
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2
Page title
PAGE LISTING
0 B1 41
Monday, May 25, 2020
PROTO
2. 1
1
2
2
3
3
4
4
5
5
A A
B B
C C
D D
SYSTEM BLOCK DIAGRAM
ACB_0001_0Project
Creation Date Last modify date
Designed by: Controlled by: approved by:
PCB Code BOM file
Sheet of REV.
Format
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2
Page title
BLOCK DIAGRAM
0 A02 41
Monday, May 25, 2020
PROTO
Project
Creation Date Last modify date
Designed by: Controlled by: approved by:
PCB Code BOM file
Sheet of REV.
Format
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2
Page title
BLOCK DIAGRAM
0 A02 41
Monday, May 25, 2020
PROTO
Project
Creation Date Last modify date
Designed by: Controlled by: approved by:
PCB Code BOM file
Sheet of REV.
Format
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2
Page title
BLOCK DIAGRAM
0 A02 41
Monday, May 25, 2020
PROTO
22. 1
1
2
2
3
3
4
4
5
5
A A
B B
C C
D D
HDD CONNECTOR
M2 SSD1 PCIEx4 CONNECTOR
NC = PCIe
GND= SATA
3V3
3V3
3V3
3V3
5V
S3_TXP21
S3_TXN21
S3_RXN21
S3_RXP21
S1_TXP21
S1_TXN21
S1_RXN21
S1_RXP21
S0_TXP21
S0_TXN21
S0_RXN21
S0_RXP21
PDETECT15
M2_REF_CLKN36
M2_REF_CLKP36
S2_TXP21
S2_TXN21
S2_RXN21
S2_RXP21
M2_PERP09
M2_PETP09
M2_PERN09
M2_PETN09
M2_PERN19
M2_PETP19
M2_PERP19
M2_PETN19
M2_PERP29
M2_PETP29
M2_PERN29
M2_PETN29
M2_PERP39
M2_PETP39
M2_PERN39
M2_PETN39
M2_CLK_REQ# 36
M2_RSTN 15
Project
Creation Date Last modify date
Designed by: Controlled by: approved by:
PCB Code BOM file
Sheet of REV.
Format
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2
Page title
ACB_0001_0
20 41
Monday, May 25, 2020Friday, November 30, 2018
A30
SATA CONNECTOR
<Author> <Approved by><Cheked by>
PROTO
Project
Creation Date Last modify date
Designed by: Controlled by: approved by:
PCB Code BOM file
Sheet of REV.
Format
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2
Page title
ACB_0001_0
20 41
Monday, May 25, 2020Friday, November 30, 2018
A30
SATA CONNECTOR
<Author> <Approved by><Cheked by>
PROTO
Project
Creation Date Last modify date
Designed by: Controlled by: approved by:
PCB Code BOM file
Sheet of REV.
Format
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2
Page title
ACB_0001_0
20 41
Monday, May 25, 2020Friday, November 30, 2018
A30
SATA CONNECTOR
<Author> <Approved by><Cheked by>
PROTO
TP57
R11450
TP109
D37
GRN
12
C1045 100NF
TP110
C1215 100NF
R662
10K
TP111
R907
510
TP58
TP112
C986 100NF
C1216 100NF
R6650
C1217 100NF
C977
1UF
C987 100NF
C975 100NF
C1218 100NF R6660
C978
100NF
C988 100NF
C979
22uF
C976 100NF
C989 100NF
C998
22uF
C980
22uF
C1219 100NF
C985
22uF
C1220 100NF
C997
100NF
C984
100NF
TP55
J29
M2_M_KEY
CONFIG_3
1
3.3 V
2GND
3
3.3 V
4PERn3
5
N/A
6PERp3
7
N/A
8GND
9
DAS/DSS
10PETn3
11
3.3 V
12PETp3
13
3.3 V
14GND
15
3.3V
16PERn2
17
3.3 V
18PERp2
19
N/A
20CONFIG_0
21
N/A
22PETn2
23
N/A
24PETp2
25
N/A
26GND
27
N/A
28PERn1
29
N/A
30PERp1
31
N/A
32GND
33
N/A
34PETn1
35
N/A
36PETp1
37
DEVSLP
38GND
39
N/A
40SATAB+/PERn0
41
N/A
42SATAB-/PERp0
43
N/A
44GND
45
N/A
46SATAA-/PETn0
47
N/A
48SATAA+/PETp0
49
PERST#
50GND
51
CLKREQ#
52REFCLKN
53
PEWAKE#
54REFCLKP
55
MFG1
56GND
57
MFG2
58
N/A
67
SUSCLK
68CONFIG_1
69
3.3 V
70GND
71
3.3 V
72GND
73
3.3V
74CONFIG_2
75
C983
1UF
C996
1UF
TP56
R663 0
R733 0
J47
2
1
3
5
7
9
11
4
6
8
10
12
C1044 100NF
R732 0
M2M_SSD1_LED
M2M_SSD1_LED
23. 1
1
2
2
3
3
4
4
5
5
A A
B B
C C
D D
ACB_0001_0
PCI Express Gen.2
(90Ohm-differential)
Put close to U1
Do check with crystal vendor
if the value of C35, C36 and R22
are all appropriate.
Put close to CN3
Put close to CN1
USB SS (90Ohm-differential)
USB SS (90Ohm-differential)
USB SS (90Ohm-differential)
USB SS (90Ohm-differential)
USB HS (90Ohm-differential)
Put close to CN2
Put close to U1
Short and broad connection to GND
Don't split R33 into multiple resistors.
USB SS (90Ohm-differential)
USB SS (90Ohm-differential)
USB SS (90Ohm-differential)
Power on Reset
USB SS (90Ohm-differential)
USB HS (90Ohm-differential)
Note:
1. Every Power trace (3.3V_Dual, 1.05V, A3.3V, 3.3V, 3.3VAUX, 12V, 5V, VCCCH1-4) should be broad.
2. 2nd layer of this entire circuit should be grounded.
3. Every high speed signal trace (USB SS/HS, PCI Express) should be wired as shortly as possible.
4. Capacitors C100-116 should be located next to U1,
and connected to GND tightly -- by tracing shortly and broadly.
5. For signal traces, routing priority is as follows;
USB SS > PCI Express > (SATA) > USB HS > (DDR > Ether > PCI, PATA > Other legacy)
6. At any crossing for every trace except ground,
sufficient area of ground plane between each other should be put.
7. Follow the basic of transmission trace pair when routing any signal trace.
> Remove any impairment or discontinuity.
> Keep same length by each other.
> Keep same width and spacing.
8.The differential impedance of nominal value is as follows.
> USB 3.0 / 2.0 --- 90ohm
> PCI express Gen 1.(2.5GT/s) --- 100ohm PCI express Gen 2.(5GT/s) --- 85ohm
PCB trace impedance would be a non-continues value by its design rules.
The differential impedance adopt the nearest value that can be manufactured at PCB
For more information please refer to 'USB3.0 Board Design Guide' in design kit.
USB HS (90Ohm-differential)
Put close to CN4
Low ESR
Power Regulator
1.05V A3.3V A3.3VA3.3V 3V33V3
3V3
3V3
1.05V
3V3
OCI1B 24
PPON1 24
OCI2B 24
OCI4B
PPON4
PPON2 24
OCI3B
PPON3
USB3_PEWAKEB15
U2DM4 25
U2DP4 25
U2DM3 25
U2DP3 25
U3TXDP2 24
U3TXDN2 24
U2DM2 24
U2DP2 24
U3RXDP2 24
U3RDN2 24
U3TXDP1 24
U3TXDN1 24
U2DM1 24
U2DP1 24
U3RXDP1 24
U3RDN1 24
TXP026
TXN026
RXP026
RXN026
REFCLKN326
REFCLKP326
DWNRST3_L26
Project
Creation Date Last modify date
Designed by: Controlled by: approved by:
PCB Code BOM file
Sheet of REV.
Format
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2
Page title
USB3 CONTROLLER
0
A2
21 41
Monday, May 25, 2020
PROTO
Project
Creation Date Last modify date
Designed by: Controlled by: approved by:
PCB Code BOM file
Sheet of REV.
Format
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2
Page title
USB3 CONTROLLER
0
A2
21 41
Monday, May 25, 2020
PROTO
Project
Creation Date Last modify date
Designed by: Controlled by: approved by:
PCB Code BOM file
Sheet of REV.
Format
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2
Page title
USB3 CONTROLLER
0
A2
21 41
Monday, May 25, 2020
PROTO
C449 0.1uF
C432
10nF
C440 0.1uF
C443 0.1uF
C425
10nF
FB15
BLM21PG600SN1
1 2
C419
0.1uF
C411
22uF/X5R
TP?
C427
10nF
R263
680
12
C416
0.1uF
TP27
uPD720201
U36
XT2
30 XT1
31
PONRSTB
14
PERSTB
2
PEWAKEB
3
PECREQB
13
AVDD33
32
AVDD33
6
PECLKP
4
PECLKN
5
PETXP
7
PETXN
8
PERXP
10
PERXN
11
IC(L)
34
SPISCK
18
SPICSB
17
SMIB
1
VDD33
66
VDD33
57
VDD33
40
VDD33
29
VDD33
49
VDD33
15
VDD10
63
VDD10
60
VDD10
43
VDD10
54
VDD10
46
VDD10
37
VDD10
28
VDD10
12
VDD10
9
GND
GNDPAD
SPISI
19
SPISO
16
RREF
33
U3TXDP4
61
U3TXDN4
62
U3RXDP4
64
U3RXDN4
65
U2DP3
58
U2DM3
59
U3TXDP3
52
U3TXDN3
53
U3RXDP3
55
U3RXDN3
56
U2DP4
67
U2DM4
68
OCI4B
20
OCI3B
22
PPON4
21
PPON3
23
U3TXDP2
44
U3TXDN2
45
U2DM2
51
U3RXDP2
47
U3RXDN2
48
OCI2B
24
OCI1B
26
PPON2
25
PPON1
27
U3TXDP1
35
U3TXDN1
36
U2DM1
42
U2DP1
41
U3RXDP1
38
U3RXDN1
39
U2DP2
50
C422
0.1uF
TP?
C420
0.1uF
C448 0.1uF
C412
10uF/X5R
FB16
BLM21PG600SN1
1 2
C421
0.1uF
C437
10nF
C435
10nF
D6
1SS294
13
TP28
C414
1uF
C441 0.1uF
C450
8pF/CH
C447
0.1uF
12
R2560/2A
1 2
TP?
TP26
R260
10K
12
R259
47K
12
Y4
Crystal 24MHz +/-100ppm
1
34
2
R258
68K(1%)
12
C431
10nF
C423
10nF
C428
10nF
L17
3.3uH 2A/70mOhmDC
1 2
TP?
R959 0
U37
MX25L5121EMC-20G
SCK
6
CS#
1
SI
5WP#
3 SO
2
HOLD#
7
GND
4
VCC
8
C451
8pF/CH
R960 0
C415
0.1uF
C453 0.1uF
TP?
R262
1.6K(1%)
12
C438
10nF
C410
22uF/X5R
TP?
R261
10K
12
C424
10nF
C452 0.1uF
C418
0.1uF
C439
10nF
C413
10uF
C430
10nF
C429
10nF
C442 0.1uF
R957 0
C446
1uF
12
C434
10nF
TP?
C436
10nF
U35 RT8058GQW
PGND
1
PGND
2
PGND
3
FB
4
GND
5NC
6EN
7NC
8
VDD
9 PVDD
10 PVDD
11 PVDD
12
LX
13
LX
14
LX
15
NC
16
PGND
17
C445 0.1uF
TP?
C426
10nF
C417
0.1uF
R961 0
R257
51K(1%)
12
C444 0.1uF
C433
10nF
R958 0
SPISO
OCI4B
OCI3B
PPON4
PPON3
OCI2B
OCI1B
PPON2
PPON1
SPISCK
SPICSB
SPISI
SPISO
SPISCK
SPISI
SPICSB
24. 1
1
2
2
3
3
4
4
5
5
A A
B B
C C
D D
ACB_0001_0
SS/CL
SS/CL
VCCCH2
VCCCH1
5V
VCCCH2
VCCCH1
3V3
PPON223
OCI2B23
PPON123
OCI1B23
U2DM123
U2DP123
U2DM223
U2DP223
U3TXDP223
U3TXDN223
U3RXDP223
U3RDN223
U3TXDP123
U3TXDN123
U3RXDP123
U3RDN123
Project
Creation Date Last modify date
Designed by: Controlled by: approved by:
PCB Code BOM file
Sheet of REV.
Format
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2
Page title
USB3 PORTS
0 A322 41
Monday, May 25, 2020
PROTO
Project
Creation Date Last modify date
Designed by: Controlled by: approved by:
PCB Code BOM file
Sheet of REV.
Format
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2
Page title
USB3 PORTS
0 A322 41
Monday, May 25, 2020
PROTO
Project
Creation Date Last modify date
Designed by: Controlled by: approved by:
PCB Code BOM file
Sheet of REV.
Format
Copyright (C) 2018-2020, Power Progress Community, Hardware Licensee is CERN Open Hardware Licence v1.2
Page title
USB3 PORTS
0 A322 41
Monday, May 25, 2020
PROTO
U80
RCLAMP3346P.TNT
CH1
1
GND
2
CH2
3
CH3
4 CH4
5
CH5
6
CH6
7
FL8
DLP11SN161SL2
1 2
34
U41
AP2191SG-13
OC
5 GND
1
OUT
7EN
4 IN
3IN
2
OUT
6
NC
8
FL10
DLP11SN161SL2
1 2
34
FL4
DLP11SN161SL2
1 2
34
C462
1uF
FB19
BLM21PG600SN1
1 2
R277 0
1 2
R281 0
1 2
FL14
DLP11SN161SL2
1 2
34
Standard-A
CN3
USB3.0 receptacle
VBUS
1
D-
2
D+
3
GND_D
7
SSRX-
5
SSRX+
6
GND
4
SSTX-
8
SSTX+
9
SHIELD
C
SHIELD
C
FB20
BLM21PG600SN1
1 2
U40
AP2191SG-13
OC
5 GND
1
OUT
7EN
4 IN
3IN
2
OUT
6
NC
8
R274
10K
12
R273 0
1 2
C465
1uF
Standard-A
CN4
USB3.0 receptacle
VBUS
1
D-
2
D+
3
GND_D
7
SSRX-
5
SSRX+
6
GND
4
SSTX-
8
SSTX+
9
SHIELD
C
SHIELD
C
C1003
22uF
U82
RCLAMP3346P.TNT
CH1
1
GND
2
CH2
3
CH3
4 CH4
5
CH5
6
CH6
7
R275
10K
12
C1000
22uF
C1008
22uF
C1007
22uF
FL12
DLP11SN161SL2
1 2
34
FL6
DLP11SN161SL2
1 2
34