SlideShare une entreprise Scribd logo
1  sur  2
Télécharger pour lire hors ligne
...to reduce cost & ttm
...to provide robustness
	 ...to enhance performance
Solutions Portfolios
TakeCharge® on-chip ESD and EOS protection devices for low voltage CMOS from 0.25um
down to 5nm; for high-speed, low-leakage, low-capacitance, low-noise, RF, analog, over- and
undervoltage tolerance; often combined with beyond standard robustness requirements.
PowerQubic® on-chip ESD and EOS protection devices for high voltage CMOS/BCD, typically
0.35um down to 0.18um and 5V to 50V; for automotive, industrial; mostly requiring high
robustness for a combination of harsh ESD, EOS, LU and EMI specs.
PhyStar® robust circuit and interface solutions, including custom analog I/O’s, circuits that
handle transient disturbances (e.g. to provide antenna clipping or POR), as well as automotive
standard PHYs (e.g. a full LIN PHY with integrated ESD, EOS and EMC robustness).
CONTACT SOFICS
bd@sofics.mail.com
www.sofics.com
SOFICS BVBA
©2019
ON-CHIP SOLUTIONS
FOR ESD/EOS/LATCH UP/EMC
Sofics is a foundry independent semiconductor IP company providing
custom, specialty analog I/Os and on-chip ESD protection.
Our technology is characterized on 10 foundries including advanced nodes at TSMC,
UMC, GF, TowerJazz. Our silicon design and circuit solutions are complementary to the
public and foundry solutions.
Unique Value Propositions
•	 Enable on-chip robustness while supporting normal
operation requirements – where standard solutions
introduce loss of functionality or performance.
•	 Enable IC applications in very harsh environments
(including radiation, system transients) with much
beyond standard ESD/EOS protection.
•	 Providearecurringeconomicbenefit–suchasreduced
silicon area, avoidance of dedicated/special process
steps/masks, first time right tape-outs.
•	 Mass production proven solutions without full cost of,
and extensive time for development, shuttles, product
integration and prior art verification.
•	 Predeveloped solution portfolios at a fraction of the
cost, and with recurring benefits to Sofics customer.
12nm
16nm
22nm
5nm
7nm
28nm
40nm
65nm
90nm
130nm
180nm
250nm
350nm
GF IDM TSMC UMC GF SMIC FUJITSU TJ LFOUNDRY GRACE SILTERRA ALTIS IDM TSMC UMC TJ IDM
Bulk CMOS BCDSOI
Silicon Proven
Silicon in Sofics’ lab
Por�ng
WIDE IP PORTFOLIO ACROSS TECHNOLOGY NODES

Contenu connexe

Tendances

[iROC Webinar] Do I Need to Worry About Soft Errors?
[iROC Webinar] Do I Need to Worry About Soft Errors? [iROC Webinar] Do I Need to Worry About Soft Errors?
[iROC Webinar] Do I Need to Worry About Soft Errors?
iROCTech
 
Amphneol LTW BMC Connector Solution for Micro-inverter
Amphneol LTW BMC Connector Solution for Micro-inverterAmphneol LTW BMC Connector Solution for Micro-inverter
Amphneol LTW BMC Connector Solution for Micro-inverter
Amphenol LTW
 

Tendances (15)

[iROC Webinar] Do I Need to Worry About Soft Errors?
[iROC Webinar] Do I Need to Worry About Soft Errors? [iROC Webinar] Do I Need to Worry About Soft Errors?
[iROC Webinar] Do I Need to Worry About Soft Errors?
 
Lucy Zodion Photocell (PECU) SS6 - Street Lighting One Part Solid State
Lucy Zodion Photocell (PECU) SS6 - Street Lighting One Part Solid StateLucy Zodion Photocell (PECU) SS6 - Street Lighting One Part Solid State
Lucy Zodion Photocell (PECU) SS6 - Street Lighting One Part Solid State
 
Visi fault™ visual fault locator
Visi fault™ visual fault locatorVisi fault™ visual fault locator
Visi fault™ visual fault locator
 
Ohl transmission lines opgw instalation procedure for fiber optic cables rev.00
Ohl transmission lines opgw instalation procedure for fiber optic cables rev.00Ohl transmission lines opgw instalation procedure for fiber optic cables rev.00
Ohl transmission lines opgw instalation procedure for fiber optic cables rev.00
 
Endurance Englisch Version July 2000
Endurance Englisch Version July 2000Endurance Englisch Version July 2000
Endurance Englisch Version July 2000
 
Ds rugged launch box rl1
Ds rugged launch box rl1Ds rugged launch box rl1
Ds rugged launch box rl1
 
Lucy Zodion Photocell (PECU) SS3 - Street Lighting One Part Solid State
Lucy Zodion Photocell (PECU) SS3 - Street Lighting One Part Solid StateLucy Zodion Photocell (PECU) SS3 - Street Lighting One Part Solid State
Lucy Zodion Photocell (PECU) SS3 - Street Lighting One Part Solid State
 
Juniper EX-SFP-1GE-SX
Juniper EX-SFP-1GE-SXJuniper EX-SFP-1GE-SX
Juniper EX-SFP-1GE-SX
 
Thesis slides
Thesis slidesThesis slides
Thesis slides
 
Amphneol LTW BMC Connector Solution for Micro-inverter
Amphneol LTW BMC Connector Solution for Micro-inverterAmphneol LTW BMC Connector Solution for Micro-inverter
Amphneol LTW BMC Connector Solution for Micro-inverter
 
Prysmian BICON 376 Orion Cable Cleats - Spec Sheet
Prysmian BICON 376 Orion Cable Cleats - Spec SheetPrysmian BICON 376 Orion Cable Cleats - Spec Sheet
Prysmian BICON 376 Orion Cable Cleats - Spec Sheet
 
The Action Against Soft-Errors to Prevent Service Outage
The Action Against Soft-Errors to Prevent Service OutageThe Action Against Soft-Errors to Prevent Service Outage
The Action Against Soft-Errors to Prevent Service Outage
 
Can't find any MLCC's? KEMET's Film SMD can save your day
Can't find any MLCC's? KEMET's Film SMD can save your dayCan't find any MLCC's? KEMET's Film SMD can save your day
Can't find any MLCC's? KEMET's Film SMD can save your day
 
Kramer VS-8FW
Kramer VS-8FWKramer VS-8FW
Kramer VS-8FW
 
Nmi Presentation Sept 2007
Nmi Presentation Sept 2007Nmi Presentation Sept 2007
Nmi Presentation Sept 2007
 

Similaire à On-Chip Solutions for ESD/EOS/Latch up/EMC

EPCOS - GNN Components, Co.Ltd
EPCOS - GNN Components, Co.LtdEPCOS - GNN Components, Co.Ltd
EPCOS - GNN Components, Co.Ltd
lenuong
 
Ds pre terminated-cable_catalogue
Ds pre terminated-cable_catalogueDs pre terminated-cable_catalogue
Ds pre terminated-cable_catalogue
MCL Data Solution
 
MCL Data Solutions Pre-terminated Optical Fibre Cable Range
MCL Data Solutions Pre-terminated Optical Fibre Cable RangeMCL Data Solutions Pre-terminated Optical Fibre Cable Range
MCL Data Solutions Pre-terminated Optical Fibre Cable Range
MCL Data Solution
 
Upcom e catalogue 2019
Upcom e catalogue 2019Upcom e catalogue 2019
Upcom e catalogue 2019
Fatih BATAL
 

Similaire à On-Chip Solutions for ESD/EOS/Latch up/EMC (20)

Sofics Linkedin
Sofics LinkedinSofics Linkedin
Sofics Linkedin
 
Tsmc65 1v2 full local protection analog io + cdm
Tsmc65 1v2 full local protection analog io + cdmTsmc65 1v2 full local protection analog io + cdm
Tsmc65 1v2 full local protection analog io + cdm
 
1.2V Analog I/O with full local ESD protection for TSMC 65nm technology
1.2V Analog I/O with full local ESD protection for TSMC 65nm technology1.2V Analog I/O with full local ESD protection for TSMC 65nm technology
1.2V Analog I/O with full local ESD protection for TSMC 65nm technology
 
1.2V core power clamp for TSMC 65nm technology
1.2V core power clamp for TSMC 65nm technology1.2V core power clamp for TSMC 65nm technology
1.2V core power clamp for TSMC 65nm technology
 
1.2V Over-voltage tolerant Analog I/O for TSMC 65nm technology
1.2V Over-voltage tolerant Analog I/O for TSMC 65nm technology1.2V Over-voltage tolerant Analog I/O for TSMC 65nm technology
1.2V Over-voltage tolerant Analog I/O for TSMC 65nm technology
 
Introduction to TakeCharge on-chip ESD solutions from Sofics
Introduction to TakeCharge on-chip ESD solutions from SoficsIntroduction to TakeCharge on-chip ESD solutions from Sofics
Introduction to TakeCharge on-chip ESD solutions from Sofics
 
White paper on Sofics hebistor clamps
White paper on Sofics hebistor clampsWhite paper on Sofics hebistor clamps
White paper on Sofics hebistor clamps
 
Sofics ESD solutions for FinFET processes
Sofics ESD solutions for FinFET processesSofics ESD solutions for FinFET processes
Sofics ESD solutions for FinFET processes
 
EPCOS - GNN Components, Co.Ltd
EPCOS - GNN Components, Co.LtdEPCOS - GNN Components, Co.Ltd
EPCOS - GNN Components, Co.Ltd
 
White paper on ESD protection for 40nm/28nm
White paper on ESD protection for 40nm/28nmWhite paper on ESD protection for 40nm/28nm
White paper on ESD protection for 40nm/28nm
 
ESD protection with ultra-low parasitic capacitance for high bandwidth commun...
ESD protection with ultra-low parasitic capacitance for high bandwidth commun...ESD protection with ultra-low parasitic capacitance for high bandwidth commun...
ESD protection with ultra-low parasitic capacitance for high bandwidth commun...
 
Upcom product overview 2018 www.upcom.com.tr
Upcom product overview 2018 www.upcom.com.trUpcom product overview 2018 www.upcom.com.tr
Upcom product overview 2018 www.upcom.com.tr
 
Ixys colorado 2017
Ixys colorado 2017Ixys colorado 2017
Ixys colorado 2017
 
Ds pre terminated-cable_catalogue
Ds pre terminated-cable_catalogueDs pre terminated-cable_catalogue
Ds pre terminated-cable_catalogue
 
MCL Data Solutions Pre-terminated Optical Fibre Cable Range
MCL Data Solutions Pre-terminated Optical Fibre Cable RangeMCL Data Solutions Pre-terminated Optical Fibre Cable Range
MCL Data Solutions Pre-terminated Optical Fibre Cable Range
 
Bluewood Products
Bluewood ProductsBluewood Products
Bluewood Products
 
IoT workshop - Is 1kV Also Enough for IoT ESD Protection – Do Current Test Me...
IoT workshop - Is 1kV Also Enough for IoT ESD Protection – Do Current Test Me...IoT workshop - Is 1kV Also Enough for IoT ESD Protection – Do Current Test Me...
IoT workshop - Is 1kV Also Enough for IoT ESD Protection – Do Current Test Me...
 
Upcom e catalogue 2019
Upcom e catalogue 2019Upcom e catalogue 2019
Upcom e catalogue 2019
 
NXP Automotive ESD Protection Application Guide
NXP Automotive ESD Protection Application GuideNXP Automotive ESD Protection Application Guide
NXP Automotive ESD Protection Application Guide
 
KPX Promotionnal Catalogue
KPX Promotionnal CatalogueKPX Promotionnal Catalogue
KPX Promotionnal Catalogue
 

Plus de Sofics

On-chip ESD protection for Silicon Photonics
On-chip ESD protection for Silicon PhotonicsOn-chip ESD protection for Silicon Photonics
On-chip ESD protection for Silicon Photonics
Sofics
 

Plus de Sofics (20)

Optimized Local I/O ESD Protection for SerDes In Advanced SOI, BiCMOS and Fin...
Optimized Local I/O ESD Protection for SerDes In Advanced SOI, BiCMOS and Fin...Optimized Local I/O ESD Protection for SerDes In Advanced SOI, BiCMOS and Fin...
Optimized Local I/O ESD Protection for SerDes In Advanced SOI, BiCMOS and Fin...
 
1.2V Analog I/O library for TSMC 65nm technology
1.2V Analog I/O library for TSMC 65nm technology1.2V Analog I/O library for TSMC 65nm technology
1.2V Analog I/O library for TSMC 65nm technology
 
2010 The Hebistor Device: Novel latch-up immune ESD Protection Clamp for High...
2010 The Hebistor Device: Novel latch-up immune ESD Protection Clamp for High...2010 The Hebistor Device: Novel latch-up immune ESD Protection Clamp for High...
2010 The Hebistor Device: Novel latch-up immune ESD Protection Clamp for High...
 
2011 ESD relevant issues and solutions for overvoltage tolerant, hot swap, op...
2011 ESD relevant issues and solutions for overvoltage tolerant, hot swap, op...2011 ESD relevant issues and solutions for overvoltage tolerant, hot swap, op...
2011 ESD relevant issues and solutions for overvoltage tolerant, hot swap, op...
 
2011 Protection of a 3.3V Domain and Switchable 1.8V/3.3V I/O in 40nm and 28n...
2011 Protection of a 3.3V Domain and Switchable 1.8V/3.3V I/O in 40nm and 28n...2011 Protection of a 3.3V Domain and Switchable 1.8V/3.3V I/O in 40nm and 28n...
2011 Protection of a 3.3V Domain and Switchable 1.8V/3.3V I/O in 40nm and 28n...
 
2011 Latch-up immune ESD Protection Clamp for High Voltage optimized on TSMC ...
2011 Latch-up immune ESD Protection Clamp for High Voltage optimized on TSMC ...2011 Latch-up immune ESD Protection Clamp for High Voltage optimized on TSMC ...
2011 Latch-up immune ESD Protection Clamp for High Voltage optimized on TSMC ...
 
2012 The impact of a decade of Technology downscaling
2012 The impact of a decade of Technology downscaling2012 The impact of a decade of Technology downscaling
2012 The impact of a decade of Technology downscaling
 
2012 Protection strategy for EOS (IEC 61000-4-5)
2012 Protection strategy for EOS (IEC 61000-4-5)2012 Protection strategy for EOS (IEC 61000-4-5)
2012 Protection strategy for EOS (IEC 61000-4-5)
 
2012 Unexpected failures due to dynamic avalanching caused by bipolar ESD stress
2012 Unexpected failures due to dynamic avalanching caused by bipolar ESD stress2012 Unexpected failures due to dynamic avalanching caused by bipolar ESD stress
2012 Unexpected failures due to dynamic avalanching caused by bipolar ESD stress
 
2019 Local I/O ESD protection for 28Gbps to 112Gbps SerDes interfaces in adva...
2019 Local I/O ESD protection for 28Gbps to 112Gbps SerDes interfaces in adva...2019 Local I/O ESD protection for 28Gbps to 112Gbps SerDes interfaces in adva...
2019 Local I/O ESD protection for 28Gbps to 112Gbps SerDes interfaces in adva...
 
2017 Low Capacitive Dual Bipolar ESD Protection
2017 Low Capacitive Dual Bipolar ESD Protection2017 Low Capacitive Dual Bipolar ESD Protection
2017 Low Capacitive Dual Bipolar ESD Protection
 
Local I/O ESD protection for 28Gbps to 112Gbps SerDes interfaces in advanced ...
Local I/O ESD protection for 28Gbps to 112Gbps SerDes interfaces in advanced ...Local I/O ESD protection for 28Gbps to 112Gbps SerDes interfaces in advanced ...
Local I/O ESD protection for 28Gbps to 112Gbps SerDes interfaces in advanced ...
 
Optimization of On-chip ESD protection with ultra-low parasitic capacitance t...
Optimization of On-chip ESD protection with ultra-low parasitic capacitance t...Optimization of On-chip ESD protection with ultra-low parasitic capacitance t...
Optimization of On-chip ESD protection with ultra-low parasitic capacitance t...
 
Developing robust, 5V tolerant analog I/O libraries for CMOS processes & FinF...
Developing robust, 5V tolerant analog I/O libraries for CMOS processes & FinF...Developing robust, 5V tolerant analog I/O libraries for CMOS processes & FinF...
Developing robust, 5V tolerant analog I/O libraries for CMOS processes & FinF...
 
Optimizing I/O’s and ESD protection to reduce power consumption in SOI applic...
Optimizing I/O’s and ESD protection to reduce power consumption in SOI applic...Optimizing I/O’s and ESD protection to reduce power consumption in SOI applic...
Optimizing I/O’s and ESD protection to reduce power consumption in SOI applic...
 
On-chip ESD protection for Silicon Photonics
On-chip ESD protection for Silicon PhotonicsOn-chip ESD protection for Silicon Photonics
On-chip ESD protection for Silicon Photonics
 
On chip esd protection for Internet of Things
On chip esd protection for Internet of ThingsOn chip esd protection for Internet of Things
On chip esd protection for Internet of Things
 
On-Chip ESD Protection with Improved High Holding Current SCR (HHISCR) Achiev...
On-Chip ESD Protection with Improved High Holding Current SCR (HHISCR) Achiev...On-Chip ESD Protection with Improved High Holding Current SCR (HHISCR) Achiev...
On-Chip ESD Protection with Improved High Holding Current SCR (HHISCR) Achiev...
 
On-Chip ESD Protection Achieving 8kV HBM Without Compromising the 3.4Gbps HDM...
On-Chip ESD Protection Achieving 8kV HBM Without Compromising the 3.4Gbps HDM...On-Chip ESD Protection Achieving 8kV HBM Without Compromising the 3.4Gbps HDM...
On-Chip ESD Protection Achieving 8kV HBM Without Compromising the 3.4Gbps HDM...
 
Patented solution to improve ESD robustness of SOI MOS transistors
Patented solution to improve ESD robustness of SOI MOS transistorsPatented solution to improve ESD robustness of SOI MOS transistors
Patented solution to improve ESD robustness of SOI MOS transistors
 

Dernier

ALCOHOL PRODUCTION- Beer Brewing Process.pdf
ALCOHOL PRODUCTION- Beer Brewing Process.pdfALCOHOL PRODUCTION- Beer Brewing Process.pdf
ALCOHOL PRODUCTION- Beer Brewing Process.pdf
Madan Karki
 
DR PROF ING GURUDUTT SAHNI WIKIPEDIA.pdf
DR PROF ING GURUDUTT SAHNI WIKIPEDIA.pdfDR PROF ING GURUDUTT SAHNI WIKIPEDIA.pdf
DR PROF ING GURUDUTT SAHNI WIKIPEDIA.pdf
DrGurudutt
 

Dernier (20)

ROAD CONSTRUCTION PRESENTATION.PPTX.pptx
ROAD CONSTRUCTION PRESENTATION.PPTX.pptxROAD CONSTRUCTION PRESENTATION.PPTX.pptx
ROAD CONSTRUCTION PRESENTATION.PPTX.pptx
 
Research Methodolgy & Intellectual Property Rights Series 2
Research Methodolgy & Intellectual Property Rights Series 2Research Methodolgy & Intellectual Property Rights Series 2
Research Methodolgy & Intellectual Property Rights Series 2
 
Interfacing Analog to Digital Data Converters ee3404.pdf
Interfacing Analog to Digital Data Converters ee3404.pdfInterfacing Analog to Digital Data Converters ee3404.pdf
Interfacing Analog to Digital Data Converters ee3404.pdf
 
ALCOHOL PRODUCTION- Beer Brewing Process.pdf
ALCOHOL PRODUCTION- Beer Brewing Process.pdfALCOHOL PRODUCTION- Beer Brewing Process.pdf
ALCOHOL PRODUCTION- Beer Brewing Process.pdf
 
Electrical shop management system project report.pdf
Electrical shop management system project report.pdfElectrical shop management system project report.pdf
Electrical shop management system project report.pdf
 
SLIDESHARE PPT-DECISION MAKING METHODS.pptx
SLIDESHARE PPT-DECISION MAKING METHODS.pptxSLIDESHARE PPT-DECISION MAKING METHODS.pptx
SLIDESHARE PPT-DECISION MAKING METHODS.pptx
 
Theory for How to calculation capacitor bank
Theory for How to calculation capacitor bankTheory for How to calculation capacitor bank
Theory for How to calculation capacitor bank
 
RM&IPR M5 notes.pdfResearch Methodolgy & Intellectual Property Rights Series 5
RM&IPR M5 notes.pdfResearch Methodolgy & Intellectual Property Rights Series 5RM&IPR M5 notes.pdfResearch Methodolgy & Intellectual Property Rights Series 5
RM&IPR M5 notes.pdfResearch Methodolgy & Intellectual Property Rights Series 5
 
E-Commerce Shopping using MERN Stack where different modules are present
E-Commerce Shopping using MERN Stack where different modules are presentE-Commerce Shopping using MERN Stack where different modules are present
E-Commerce Shopping using MERN Stack where different modules are present
 
The battle for RAG, explore the pros and cons of using KnowledgeGraphs and Ve...
The battle for RAG, explore the pros and cons of using KnowledgeGraphs and Ve...The battle for RAG, explore the pros and cons of using KnowledgeGraphs and Ve...
The battle for RAG, explore the pros and cons of using KnowledgeGraphs and Ve...
 
Seismic Hazard Assessment Software in Python by Prof. Dr. Costas Sachpazis
Seismic Hazard Assessment Software in Python by Prof. Dr. Costas SachpazisSeismic Hazard Assessment Software in Python by Prof. Dr. Costas Sachpazis
Seismic Hazard Assessment Software in Python by Prof. Dr. Costas Sachpazis
 
Electrostatic field in a coaxial transmission line
Electrostatic field in a coaxial transmission lineElectrostatic field in a coaxial transmission line
Electrostatic field in a coaxial transmission line
 
Supermarket billing system project report..pdf
Supermarket billing system project report..pdfSupermarket billing system project report..pdf
Supermarket billing system project report..pdf
 
DR PROF ING GURUDUTT SAHNI WIKIPEDIA.pdf
DR PROF ING GURUDUTT SAHNI WIKIPEDIA.pdfDR PROF ING GURUDUTT SAHNI WIKIPEDIA.pdf
DR PROF ING GURUDUTT SAHNI WIKIPEDIA.pdf
 
Lab Manual Arduino UNO Microcontrollar.docx
Lab Manual Arduino UNO Microcontrollar.docxLab Manual Arduino UNO Microcontrollar.docx
Lab Manual Arduino UNO Microcontrollar.docx
 
BURGER ORDERING SYSYTEM PROJECT REPORT..pdf
BURGER ORDERING SYSYTEM PROJECT REPORT..pdfBURGER ORDERING SYSYTEM PROJECT REPORT..pdf
BURGER ORDERING SYSYTEM PROJECT REPORT..pdf
 
Software Engineering - Modelling Concepts + Class Modelling + Building the An...
Software Engineering - Modelling Concepts + Class Modelling + Building the An...Software Engineering - Modelling Concepts + Class Modelling + Building the An...
Software Engineering - Modelling Concepts + Class Modelling + Building the An...
 
Multivibrator and its types defination and usges.pptx
Multivibrator and its types defination and usges.pptxMultivibrator and its types defination and usges.pptx
Multivibrator and its types defination and usges.pptx
 
Online book store management system project.pdf
Online book store management system project.pdfOnline book store management system project.pdf
Online book store management system project.pdf
 
Intelligent Agents, A discovery on How A Rational Agent Acts
Intelligent Agents, A discovery on How A Rational Agent ActsIntelligent Agents, A discovery on How A Rational Agent Acts
Intelligent Agents, A discovery on How A Rational Agent Acts
 

On-Chip Solutions for ESD/EOS/Latch up/EMC

  • 1. ...to reduce cost & ttm ...to provide robustness ...to enhance performance Solutions Portfolios TakeCharge® on-chip ESD and EOS protection devices for low voltage CMOS from 0.25um down to 5nm; for high-speed, low-leakage, low-capacitance, low-noise, RF, analog, over- and undervoltage tolerance; often combined with beyond standard robustness requirements. PowerQubic® on-chip ESD and EOS protection devices for high voltage CMOS/BCD, typically 0.35um down to 0.18um and 5V to 50V; for automotive, industrial; mostly requiring high robustness for a combination of harsh ESD, EOS, LU and EMI specs. PhyStar® robust circuit and interface solutions, including custom analog I/O’s, circuits that handle transient disturbances (e.g. to provide antenna clipping or POR), as well as automotive standard PHYs (e.g. a full LIN PHY with integrated ESD, EOS and EMC robustness). CONTACT SOFICS bd@sofics.mail.com www.sofics.com SOFICS BVBA ©2019 ON-CHIP SOLUTIONS FOR ESD/EOS/LATCH UP/EMC Sofics is a foundry independent semiconductor IP company providing custom, specialty analog I/Os and on-chip ESD protection. Our technology is characterized on 10 foundries including advanced nodes at TSMC, UMC, GF, TowerJazz. Our silicon design and circuit solutions are complementary to the public and foundry solutions. Unique Value Propositions • Enable on-chip robustness while supporting normal operation requirements – where standard solutions introduce loss of functionality or performance. • Enable IC applications in very harsh environments (including radiation, system transients) with much beyond standard ESD/EOS protection. • Providearecurringeconomicbenefit–suchasreduced silicon area, avoidance of dedicated/special process steps/masks, first time right tape-outs. • Mass production proven solutions without full cost of, and extensive time for development, shuttles, product integration and prior art verification. • Predeveloped solution portfolios at a fraction of the cost, and with recurring benefits to Sofics customer.
  • 2. 12nm 16nm 22nm 5nm 7nm 28nm 40nm 65nm 90nm 130nm 180nm 250nm 350nm GF IDM TSMC UMC GF SMIC FUJITSU TJ LFOUNDRY GRACE SILTERRA ALTIS IDM TSMC UMC TJ IDM Bulk CMOS BCDSOI Silicon Proven Silicon in Sofics’ lab Por�ng WIDE IP PORTFOLIO ACROSS TECHNOLOGY NODES