SlideShare une entreprise Scribd logo
1  sur  12
Télécharger pour lire hors ligne
DAC0800/DAC0802 8-Bit Digital-to-Analog Converters
                                                                                                                    June 1999




  DAC0800/DAC0802
  8-Bit Digital-to-Analog Converters
  General Description                                                The DAC0800, DAC0802, DAC0800C and DAC0802C are a
                                                                     direct replacement for the DAC-08, DAC-08A, DAC-08C,
  The DAC0800 series are monolithic 8-bit high-speed                 and DAC-08H, respectively.
  current-output digital-to-analog converters (DAC) featuring
  typical settling times of 100 ns. When used as a multiplying
  DAC, monotonic performance over a 40 to 1 reference cur-           Features
  rent range is possible. The DAC0800 series also features           n   Fast settling output current: 100 ns
  high compliance complementary current outputs to allow             n   Full scale error: ± 1 LSB
  differential output voltages of 20 Vp-p with simple resistor       n   Nonlinearity over temperature: ± 0.1%
  loads as shown in Figure 1. The reference-to-full-scale cur-       n   Full scale current drift: ± 10 ppm/˚C
  rent matching of better than ± 1 LSB eliminates the need for       n   High output compliance: −10V to +18V
  full-scale trims in most applications while the nonlinearities     n   Complementary current outputs
  of better than ± 0.1% over temperature minimizes system
                                                                     n   Interface directly with TTL, CMOS, PMOS and others
  error accumulations.
                                                                     n   2 quadrant wide range multiplying capability
  The noise immune inputs of the DAC0800 series will accept
                                                                     n   Wide power supply range: ± 4.5V to ± 18V
  TTL levels with the logic threshold pin, VLC, grounded.
  Changing the VLC potential will allow direct interface to other    n   Low power consumption: 33 mW at ± 5V
  logic families. The performance and characteristics of the         n   Low cost
  device are essentially unchanged over the full ± 4.5V to
  ± 18V power supply range; power dissipation is only 33 mW
  with ± 5V supplies and is independent of the logic input
  states.


  Typical Applications




                                                                                               DS005686-1

                                  FIGURE 1. ± 20 VP-P Output Digital-to-Analog Converter (Note 5)

  Ordering Information
  Non-Linearity             Temperature                                          Order Numbers
                                Range               J Package (J16A) (Note 1) N Package (N16E) (Note 1) SO Package (M16A)
    ± 0.1% FS             0˚C ≤ TA ≤ +70˚C          DAC0802LCJ   DAC-08HQ DAC0802LCN          DAC-08HP        DAC0802LCM
    ± 0.19% FS         −55˚C ≤ TA ≤ +125˚C           DAC0800LJ    DAC-08Q
    ± 0.19% FS            0˚C ≤ TA ≤ +70˚C          DAC0800LCJ   DAC-08EQ DAC0800LCN          DAC-08EP        DAC0800LCM
 Note 1: Devices may be ordered by using either order number.




© 2001 National Semiconductor Corporation        DS005686                                                        www.national.com
DAC0800/DAC0802
                     Absolute Maximum Ratings (Note 2)                                         Storage Temperature                           −65˚C to +150˚C
                     If Military/Aerospace specified devices are required,                     Lead Temp. (Soldering, 10 seconds)
                     please contact the National Semiconductor Sales Office/                     Dual-In-Line Package (plastic)                            260˚C
                     Distributors for availability and specifications.                           Dual-In-Line Package (ceramic)                            300˚C
                     Supply Voltage (V+ − V−)                              ± 18V or 36V          Surface Mount Package
                     Power Dissipation (Note 3)                                 500 mW             Vapor Phase (60 seconds)                                215˚C
                     Reference Input Differential Voltage                                          Infrared (15 seconds)                                   220˚C
                       (V14 to V15)                                             V− to V+
                     Reference Input Common-Mode                                               Operating Conditions                  (Note 2)
                                                                                 −     +
                        Range (V14, V15)                                    V to V                                          Min        Max               Units
                     Reference Input Current                                   5 mA            Temperature (TA)
                     Logic Inputs                                  V− to V− plus 36V             DAC0800L                   −55        +125               ˚C
                     Analog Current Outputs                                                      DAC0800LC                   0         +70                ˚C
                       (VS− = −15V)                                             4.25 mA          DAC0802LC                   0         +70                ˚C
                     ESD Susceptibility (Note 4)                                  TBD V


                     Electrical Characteristics
                         The following specifications apply for VS = ± 15V, IREF = 2 mA and TMIN ≤ TA ≤ TMAX unless otherwise specified. Output char-
                         acteristics refer to both IOUT and IOUT.
                                                                                                        DAC0802LC                  DAC0800L/
                    Symbol               Parameter                        Conditions                                               DAC0800LC                Units
                                                                                                Min        Typ      Max     Min       Typ       Max
                                 Resolution                                                      8          8        8       8         8          8            Bits
                                 Monotonicity                                                    8          8        8       8         8          8            Bits
                                 Nonlinearity                                                                       ± 0.1                       ± 0.19         %FS
                    ts           Settling Time               To ± 1⁄2 LSB, All Bits Switched               100      135                                        ns
                                                             “ON” or “OFF”, TA =25˚C
                                                             DAC0800L                                                                 100        135           ns
                                                             DAC0800LC                                                                100        150           ns
                    tPLH,        Propagation Delay           TA =25˚C
                          tPHL     Each Bit                                                                35        60               35         60            ns
                                   All Bits Switched                                                       35        60               35         60            ns
                    TCIFS        Full Scale Tempco                                                         ± 10     ± 50              ± 10      ± 50       ppm/˚C
                    VOC          Output Voltage Compliance   Full Scale Current Change          −10                  18     −10                  18              V
                                                             < 1⁄2 LSB, ROUT > 20 MΩ Typ
                    IFS4         Full Scale Current          VREF =10.000V, R14=5.000 kΩ        1.984     1.992     2.000   1.94     1.99       2.04           mA
                                                             R15=5.000 kΩ, TA =25˚C
                    IFSS         Full Scale Symmetry         IFS4−IFS2                                    ± 0.5     ± 4.0             ±1        ± 8.0          µA
                    IZS          Zero Scale Current                                                        0.1       1.0              0.2        2.0           µA
                    IFSR         Output Current Range        V− =−5V                             0         2.0       2.1     0        2.0        2.1           mA
                                                             V− =−8V to −18V                     0         2.0       4.2     0        2.0        4.2           mA
                                 Logic Input Levels
                    VIL            Logic “0”                 VLC =0V                                                 0.8                         0.8             V
                    VIH            Logic “1”                                                     2.0                         2.0                                 V
                                 Logic Input Current         VLC =0V
                    IIL            Logic “0”                 −10V≤VIN≤+0.8V                               −2.0      −10              −2.0        −10           µA
                    IIH            Logic “1”                 2V≤VIN≤+18V                                  0.002      10              0.002       10            µA
                    VIS          Logic Input Swing           V− =−15V                           −10                  18     −10                  18              V
                    VTHR         Logic Threshold Range       VS = ± 15V                         −10                 13.5    −10                 13.5             V
                    I15          Reference Bias Current                                                   −1.0      −3.0             −1.0       −3.0           µA
                    dl/dt        Reference Input Slew Rate   (Figure 11)                         4.0       8.0               4.0      8.0                   mA/µs
                    PSSIFS+      Power Supply Sensitivity    4.5V≤V+≤18V                                 0.0001     0.01            0.0001      0.01           %/%
                    PSSIFS−                                  −4.5V≤V−≤18V                                0.0001     0.01            0.0001      0.01           %/%
                                                             IREF =1mA




                  www.national.com                                                         2
DAC0800/DAC0802
Electrical Characteristics                            (Continued)

 The following specifications apply for VS = ± 15V, IREF = 2 mA and TMIN ≤ TA ≤ TMAX unless otherwise specified. Output char-
 acteristics refer to both IOUT and IOUT.
                                                                                             DAC0802LC                         DAC0800L/
Symbol                Parameter                           Conditions                                                          DAC0800LC                  Units
                                                                                       Min        Typ        Max        Min        Typ         Max
            Power Supply Current               VS = ± 5V, IREF =1 mA
I+                                                                                                2.3        3.8                    2.3         3.8       mA
I−                                                                                               −4.3        −5.8                  −4.3        −5.8       mA
                                               VS =5V, −15V, IREF =2 mA
I+                                                                                                2.4        3.8                    2.4         3.8       mA
I−                                                                                               −6.4        −7.8                  −6.4        −7.8       mA
                                               VS = ± 15V, IREF =2 mA
I+                                                                                                2.5        3.8                    2.5         3.8       mA
I−                                                                                               −6.5        −7.8                  −6.5        −7.8       mA
PD          Power Dissipation                  ± 5V, IREF =1 mA                                   33          48                    33           48       mW
                                               5V,−15V, IREF =2 mA                                108        136                   108          136       mW
                                               ± 15V, IREF =2 mA                                  135        174                   135          174       mW
 Note 2: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating
 the device beyond its specified operating conditions.
 Note 3: The maximum junction temperature of the DAC0800 and DAC0802 is 125˚C. For operating at elevated temperatures, devices in the Dual-In-Line J package
 must be derated based on a thermal resistance of 100˚C/W, junction-to-ambient, 175˚C/W for the molded Dual-In-Line N package and 100˚C/W for the Small Outline
 M package.
 Note 4: Human body model, 100 pF discharged through a 1.5 kΩ resistor.
 Note 5: Pin-out numbers for the DAC080X represent the Dual-In-Line package. The Small Outline package pin-out differs from the Dual-In-Line package.

 Connection Diagrams
                       Dual-In-Line Package                                                         Small Outline Package




                                                                                                                                          DS005686-14

                                                      DS005686-13                                            Top View
                                Top View
                                                               See Ordering Information




                                                                               3                                                                  www.national.com
DAC0800/DAC0802
                     Block Diagram (Note 5)




                                                                                                                                 DS005686-2



                     Typical Performance Characteristics
                     Full Scale Current                               LSB Propagation Delay vs IFS            Reference Input
                     vs Reference Current                                                                     Frequency Response




                                                                                                DS005686-23
                                                                                                                                                 DS005686-24
                                                      DS005686-22
                                                                                                              Curve 1: CC =15 pF, VIN =2 Vp-p centered at 1V.
                                                                                                              Curve 2: CC =15 pF, VIN =50 mVp-p centered at
                                                                                                              200 mV.
                                                                                                              Curve 3: CC =0 pF, VIN =100 mVp-p centered at
                                                                                                              0V and applied through 50Ω connected to pin
                                                                                                              14.2V applied to R14.



                     Reference Amp
                                                                      Logic Input Current                     VTH — VLC vs Temperature
                     Common-Mode Range
                                                                      vs Input Voltage




                                                                                                                                                 DS005686-27
                                                        DS005686-25
                                                                                               DS005686-26
                     Note. Positive common-mode range is always
                     (V+) − 1.5V.




                  www.national.com                                                    4
DAC0800/DAC0802
Typical Performance Characteristics                     (Continued)


Output Current vs Output                 Output Voltage Compliance             Bit Transfer
Voltage (Output Voltage                  vs Temperature                        Characteristics
Compliance)




                                                                 DS005686-29                                          DS005686-30
                           DS005686-28
                                                                               Note. B1–B8 have identical transfer
                                                                               characteristics. Bits are fully switched with less
                                                                               than 1⁄2 LSB error, at less than ± 100 mV from
                                                                               actual threshold. These switching points are
                                                                               guaranteed to lie between 0.8 and 2V over the
                                                                               operating temperature range (VLC = 0V).



Power Supply Current                     Power Supply Current                  Power Supply Current
vs +V                                    vs −V                                 vs Temperature




                           DS005686-31                           DS005686-32                                         DS005686-33



Equivalent Circuit




                                                                                                                       DS005686-15

                                                    FIGURE 2.




                                                         5                                                         www.national.com
DAC0800/DAC0802
                     Typical Applications




                                                                                                                             DS005686-5




                     IO + IO = IFS for all logic states
                     For fixed reference, TTL operation, typical values are:
                     VREF = 10.000V
                     RREF = 5.000k
                     R15 ≈ RREF
                     CC = 0.01 µF
                     VLC = 0V (Ground)
                                                                FIGURE 3. Basic Positive Reference Operation (Note 5)




                                                                                                                                                                         DS005686-16



                                                                               DS005686-21

                         FIGURE 4. Recommended Full Scale Adjustment
                                       Circuit (Note 5)                                                      Note. RREF sets IFS; R15 is for bias current cancellation

                                                                                                                   FIGURE 5. Basic Negative Reference Operation
                                                                                                                                     (Note 5)




                                                                                                                           DS005686-17



                                                                 B1 B2 B3 B4 B5 B6 B7 B8                              IO mA        IOmA            EO           EO
                                       Full Scale                 1      1        1      1   1   1       1     1      1.992        0.000        −9.960        0.000
                                       Full Scale−LSB             1      1        1      1   1   1       1     0      1.984        0.008        −9.920       −0.040
                                       Half Scale+LSB             1      0        0      0   0   0       0     1      1.008        0.984        −5.040       −4.920
                                       Half Scale                 1      0        0      0   0   0       0     0      1.000        0.992        −5.000       −4.960
                                       Half Scale−LSB             0      1        1      1   1   1       1     1      0.992        1.000        −4.960       −5.000
                                       Zero Scale+LSB             0      0        0      0   0   0       0     1      0.008        1.984        −0.040       −9.920
                                       Zero Scale                 0      0        0      0   0   0       0     0      0.000        1.992         0.000       −9.960

                                                                 FIGURE 6. Basic Unipolar Negative Operation (Note 5)



                  www.national.com                                                                   6
DAC0800/DAC0802
Typical Applications                         (Continued)




                                                                                                           DS005686-6



                                                                B1 B2 B3 B4 B5 B6 B7 B8                        EO             EO
                                Pos. Full Scale                  1    1   1     1    1    1     1    1      −9.920 +10.000
                                Pos. Full Scale−LSB              1    1   1     1    1    1     1    0      −9.840         +9.920
                                   Zero Scale+LSB                1    0   0     0    0    0     0    1      −0.080         +0.160
                                   Zero Scale                    1    0   0     0    0    0     0    0       0.000         +0.080
                                   Zero Scale−LSB                0    1   1     1    1    1     1    1      +0.080         0.000
                                Neg. Full Scale+LSB              0    0   0     0    0    0     0    1      +9.920         −9.840
                                Neg. Full Scale                  0    0   0     0    0    0     0    0 +10.000             −9.920

                                             FIGURE 7. Basic Bipolar Output Operation (Note 5)




                                                                                                                           DS005686-18

If RL = RL within ± 0.05%, output is symmetrical about ground


                                                                     B1 B2 B3 B4 B5 B6 B7 B8                             EO
                                    Pos. Full Scale                  1    1    1     1     1     1     1      1         +9.960
                                    Pos. Full Scale−LSB              1    1    1     1     1     1     1      0         +9.880
                                       (+)Zero Scale                 1    0    0     0     0     0     0      0         +0.040
                                       (−)Zero Scale                 0    1    1     1     1     1     1      1         −0.040
                                    Neg. Full Scale+LSB              0    0    0     0     0     0     0      1         −9.880
                                    Neg. Full Scale                  0    0    0     0     0     0     0      0         −9.960

                                         FIGURE 8. Symmetrical Offset Binary Operation (Note 5)




                                                                                                                              DS005686-19

For complementary output (operation as negative logic DAC), connect inverting input of op amp to IO (pin 2), connect IO (pin 4) to ground.

                                      FIGURE 9. Positive Low Impedance Output Operation (Note 5)




                                                                               7                                                             www.national.com
DAC0800/DAC0802
                     Typical Applications                        (Continued)




                                                                                                                                   DS005686-20

                     For complementary output (operation as a negative logic DAC) connect non-inverting input of op am to IO (pin 2); connect IO (pin 4) to ground.

                                                         FIGURE 10. Negative Low Impedance Output Operation (Note 5)




                                                                                     DS005686-10

                     Typical values: RIN =5k,+VIN =10V

                         FIGURE 11. Pulsed Reference Operation (Note 5)




                                                                                                                                                                            DS005686-9

                                                                                                          VTH = VLC + 1.4V
                                                                                                          15V CMOS, HTL, HNIL
                                                                                                          VTH = 7.6V
                                                                                                          Note. Do not exceed negative logic input range of DAC.
                                                                                                            FIGURE 12. Interfacing with Various Logic Families




                                                                                                                                                                      DS005686-12

                                                                                                        (b) +VREF must be above peak positive swing of VIN




                                                                                     DS005686-11

                                  (a) IREF ≥ peak negative swing of IIN
                                                              FIGURE 13. Accommodating Bipolar References (Note 5)




                  www.national.com                                                                  8
DAC0800/DAC0802
Typical Applications                        (Continued)




                                                                                                                                         DS005686-7

                                              FIGURE 14. Settling Time Measurement (Note 5)




                                                                                                                                         DS005686-8

Note. For 1 µs conversion time with 8-bit resolution and 7-bit accuracy, an LM361 comparator replaces the LM319 and the reference current is doubled by
reducing R1, R2 and R3 to 2.5 kΩ and R4 to 2 MΩ.

                            FIGURE 15. A Complete 2 µs Conversion Time, 8-Bit A/D Converter (Note 5)


                                                                              9                                                                www.national.com
DAC0800/DAC0802
                     Physical Dimensions   inches (millimeters) unless otherwise noted




                                                  Molded Small Outline Package (SO)
                                                    Order Numbers DAC0800LCM,
                                                          or DAC0802LCM
                                                      NS Package Number M16A




                                                  Molded Small Outline Package (SO)
                                                    Order Numbers DAC0800LCM,
                                                          or DAC0802LCM
                                                      NS Package Number M16A




                  www.national.com                                  10
DAC0800/DAC0802 8-Bit Digital-to-Analog Converters
     Physical Dimensions                                         inches (millimeters) unless otherwise noted (Continued)




                                                                                 Molded Dual-In-Line Package
                                                                              Order Numbers DAC0800, DAC0802
                                                                                  NS Package Number N16E




    LIFE SUPPORT POLICY
    NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
    DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL
    COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:
    1. Life support devices or systems are devices or                                                               2. A critical component is any component of a life
       systems which, (a) are intended for surgical implant                                                            support device or system whose failure to perform
       into the body, or (b) support or sustain life, and                                                              can be reasonably expected to cause the failure of
       whose failure to perform when properly used in                                                                  the life support device or system, or to affect its
       accordance with instructions for use provided in the                                                            safety or effectiveness.
       labeling, can be reasonably expected to result in a
       significant injury to the user.
              National Semiconductor                             National Semiconductor                                             National Semiconductor                             National Semiconductor
              Corporation                                        Europe                                                             Asia Pacific Customer                              Japan Ltd.
              Americas                                                   Fax: +49 (0) 180-530 85 86                                 Response Group                                     Tel: 81-3-5639-7560
              Email: support@nsc.com                                    Email: europe.support@nsc.com                               Tel: 65-2544466                                    Fax: 81-3-5639-7507
                                                                 Deutsch Tel: +49 (0) 69 9508 6208                                  Fax: 65-2504466
                                                                 English Tel: +44 (0) 870 24 0 2171                                 Email: ap.support@nsc.com
     www.national.com                                            Français Tel: +33 (0) 1 41 91 8790



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.
This datasheet has been download from:

      www.datasheetcatalog.com

Datasheets for electronics components.

Contenu connexe

Tendances

Implementation of Digital Filters
Implementation of Digital FiltersImplementation of Digital Filters
Implementation of Digital Filtersop205
 
Operational Amplifier
Operational AmplifierOperational Amplifier
Operational AmplifierVARUN KUMAR
 
Amplifier classes of operation and biasing networks latest
Amplifier classes of operation and biasing networks latestAmplifier classes of operation and biasing networks latest
Amplifier classes of operation and biasing networks latestHrudya Balachandran
 
To measure the intensity of light using LDR sensor by calibrating voltage wit...
To measure the intensity of light using LDR sensor by calibrating voltage wit...To measure the intensity of light using LDR sensor by calibrating voltage wit...
To measure the intensity of light using LDR sensor by calibrating voltage wit...Ankita Tiwari
 
Uvm cookbook-systemverilog-guidelines-verification-academy
Uvm cookbook-systemverilog-guidelines-verification-academyUvm cookbook-systemverilog-guidelines-verification-academy
Uvm cookbook-systemverilog-guidelines-verification-academyRaghavendra Kamath
 
Distortion annalyser
Distortion annalyserDistortion annalyser
Distortion annalysermks mk
 
USB 3.1 Gen 2 Compliance Testing and Debug Webinar
USB 3.1 Gen 2 Compliance Testing and Debug WebinarUSB 3.1 Gen 2 Compliance Testing and Debug Webinar
USB 3.1 Gen 2 Compliance Testing and Debug Webinarteledynelecroy
 
Pass Transistor Logic
Pass Transistor LogicPass Transistor Logic
Pass Transistor LogicDiwaker Pant
 
Introduction to VHDL
Introduction to VHDLIntroduction to VHDL
Introduction to VHDLYaser Kalifa
 
Submicron cmos technology
Submicron cmos technologySubmicron cmos technology
Submicron cmos technologyMrPraveenA
 
Synchronous Buck Converter using LTspice
Synchronous Buck Converter using LTspiceSynchronous Buck Converter using LTspice
Synchronous Buck Converter using LTspiceTsuyoshi Horigome
 
High-Efficiency RF Power Amplifiers.pptx
High-Efficiency RF Power Amplifiers.pptxHigh-Efficiency RF Power Amplifiers.pptx
High-Efficiency RF Power Amplifiers.pptxssuserccb0ae
 
JFET Construction, Working Principle And V-I Characterstics
JFET Construction, Working Principle And V-I CharactersticsJFET Construction, Working Principle And V-I Characterstics
JFET Construction, Working Principle And V-I CharactersticsBiplap Bhattarai
 

Tendances (20)

Implementation of Digital Filters
Implementation of Digital FiltersImplementation of Digital Filters
Implementation of Digital Filters
 
Operational Amplifier
Operational AmplifierOperational Amplifier
Operational Amplifier
 
Aec ppt2
Aec ppt2Aec ppt2
Aec ppt2
 
Amplifier classes of operation and biasing networks latest
Amplifier classes of operation and biasing networks latestAmplifier classes of operation and biasing networks latest
Amplifier classes of operation and biasing networks latest
 
To measure the intensity of light using LDR sensor by calibrating voltage wit...
To measure the intensity of light using LDR sensor by calibrating voltage wit...To measure the intensity of light using LDR sensor by calibrating voltage wit...
To measure the intensity of light using LDR sensor by calibrating voltage wit...
 
Basics of JFET
Basics of JFETBasics of JFET
Basics of JFET
 
Emerson DeltaV Control Network
Emerson DeltaV Control NetworkEmerson DeltaV Control Network
Emerson DeltaV Control Network
 
Uvm cookbook-systemverilog-guidelines-verification-academy
Uvm cookbook-systemverilog-guidelines-verification-academyUvm cookbook-systemverilog-guidelines-verification-academy
Uvm cookbook-systemverilog-guidelines-verification-academy
 
Distortion annalyser
Distortion annalyserDistortion annalyser
Distortion annalyser
 
ADC
ADCADC
ADC
 
Measuring Jitter Using Phase Noise Techniques
Measuring Jitter Using Phase Noise TechniquesMeasuring Jitter Using Phase Noise Techniques
Measuring Jitter Using Phase Noise Techniques
 
USB 3.1 Gen 2 Compliance Testing and Debug Webinar
USB 3.1 Gen 2 Compliance Testing and Debug WebinarUSB 3.1 Gen 2 Compliance Testing and Debug Webinar
USB 3.1 Gen 2 Compliance Testing and Debug Webinar
 
Pass Transistor Logic
Pass Transistor LogicPass Transistor Logic
Pass Transistor Logic
 
Introduction to VHDL
Introduction to VHDLIntroduction to VHDL
Introduction to VHDL
 
Submicron cmos technology
Submicron cmos technologySubmicron cmos technology
Submicron cmos technology
 
Synchronous Buck Converter using LTspice
Synchronous Buck Converter using LTspiceSynchronous Buck Converter using LTspice
Synchronous Buck Converter using LTspice
 
Alexander ch13final r1
Alexander ch13final r1Alexander ch13final r1
Alexander ch13final r1
 
High-Efficiency RF Power Amplifiers.pptx
High-Efficiency RF Power Amplifiers.pptxHigh-Efficiency RF Power Amplifiers.pptx
High-Efficiency RF Power Amplifiers.pptx
 
HART
HARTHART
HART
 
JFET Construction, Working Principle And V-I Characterstics
JFET Construction, Working Principle And V-I CharactersticsJFET Construction, Working Principle And V-I Characterstics
JFET Construction, Working Principle And V-I Characterstics
 

En vedette

Lic lab manual
Lic lab manualLic lab manual
Lic lab manualAJAL A J
 
Analog to Digital Converter
Analog to Digital ConverterAnalog to Digital Converter
Analog to Digital ConverterRonak Machhi
 
ANALOG TO DIGITAL AND DIGITAL TO ANALOG CONVERTER
ANALOG TO DIGITAL AND DIGITAL TO ANALOG CONVERTERANALOG TO DIGITAL AND DIGITAL TO ANALOG CONVERTER
ANALOG TO DIGITAL AND DIGITAL TO ANALOG CONVERTERSripati Mahapatra
 
Analog to digital converter
Analog to digital converterAnalog to digital converter
Analog to digital converterAshutosh Jaiswal
 
Analog to digital conversion
Analog to digital conversionAnalog to digital conversion
Analog to digital conversionEngr Ahmad Khan
 

En vedette (6)

Ch06
Ch06Ch06
Ch06
 
Lic lab manual
Lic lab manualLic lab manual
Lic lab manual
 
Analog to Digital Converter
Analog to Digital ConverterAnalog to Digital Converter
Analog to Digital Converter
 
ANALOG TO DIGITAL AND DIGITAL TO ANALOG CONVERTER
ANALOG TO DIGITAL AND DIGITAL TO ANALOG CONVERTERANALOG TO DIGITAL AND DIGITAL TO ANALOG CONVERTER
ANALOG TO DIGITAL AND DIGITAL TO ANALOG CONVERTER
 
Analog to digital converter
Analog to digital converterAnalog to digital converter
Analog to digital converter
 
Analog to digital conversion
Analog to digital conversionAnalog to digital conversion
Analog to digital conversion
 

Similaire à DAC0800 8-Bit DAC Datasheet

Advanced motion controls az20a8i
Advanced motion controls az20a8iAdvanced motion controls az20a8i
Advanced motion controls az20a8iElectromate
 
Advanced motion controls az20a8i final
Advanced motion controls az20a8i finalAdvanced motion controls az20a8i final
Advanced motion controls az20a8i finalElectromate
 
Advanced motion controls azbe10a20
Advanced motion controls azbe10a20Advanced motion controls azbe10a20
Advanced motion controls azbe10a20Electromate
 
Advanced motion controls azbe25a20
Advanced motion controls azbe25a20Advanced motion controls azbe25a20
Advanced motion controls azbe25a20Electromate
 
Mc 33078n op amp dual lo noise
Mc 33078n op amp dual lo noiseMc 33078n op amp dual lo noise
Mc 33078n op amp dual lo noisevakumtube
 
Advanced motion controls azbe20a8
Advanced motion controls azbe20a8Advanced motion controls azbe20a8
Advanced motion controls azbe20a8Electromate
 
Advanced motion controls azb20a20
Advanced motion controls azb20a20Advanced motion controls azb20a20
Advanced motion controls azb20a20Electromate
 
Advanced motion controls azbdc20a20
Advanced motion controls azbdc20a20Advanced motion controls azbdc20a20
Advanced motion controls azbdc20a20Electromate
 
Advanced motion controls azbe12a8
Advanced motion controls azbe12a8Advanced motion controls azbe12a8
Advanced motion controls azbe12a8Electromate
 
Advanced motion controls azbh40a8
Advanced motion controls azbh40a8Advanced motion controls azbh40a8
Advanced motion controls azbh40a8Electromate
 
Advanced motion controls azb20a8
Advanced motion controls azb20a8Advanced motion controls azb20a8
Advanced motion controls azb20a8Electromate
 
Advanced motion controls az20a8ddc
Advanced motion controls az20a8ddcAdvanced motion controls az20a8ddc
Advanced motion controls az20a8ddcElectromate
 
Digital potentiometer ds1804 010+
Digital potentiometer ds1804 010+Digital potentiometer ds1804 010+
Digital potentiometer ds1804 010+robertoestrella
 
Advanced motion controls azb10a4
Advanced motion controls azb10a4Advanced motion controls azb10a4
Advanced motion controls azb10a4Electromate
 

Similaire à DAC0800 8-Bit DAC Datasheet (20)

Ad598
Ad598Ad598
Ad598
 
Lm118
Lm118Lm118
Lm118
 
Datasheet 3
Datasheet 3Datasheet 3
Datasheet 3
 
Lpc662
Lpc662Lpc662
Lpc662
 
Advanced motion controls az20a8i
Advanced motion controls az20a8iAdvanced motion controls az20a8i
Advanced motion controls az20a8i
 
Advanced motion controls az20a8i final
Advanced motion controls az20a8i finalAdvanced motion controls az20a8i final
Advanced motion controls az20a8i final
 
Advanced motion controls azbe10a20
Advanced motion controls azbe10a20Advanced motion controls azbe10a20
Advanced motion controls azbe10a20
 
Advanced motion controls azbe25a20
Advanced motion controls azbe25a20Advanced motion controls azbe25a20
Advanced motion controls azbe25a20
 
Trmt transducer
Trmt transducerTrmt transducer
Trmt transducer
 
Mc 33078n op amp dual lo noise
Mc 33078n op amp dual lo noiseMc 33078n op amp dual lo noise
Mc 33078n op amp dual lo noise
 
Advanced motion controls azbe20a8
Advanced motion controls azbe20a8Advanced motion controls azbe20a8
Advanced motion controls azbe20a8
 
Advanced motion controls azb20a20
Advanced motion controls azb20a20Advanced motion controls azb20a20
Advanced motion controls azb20a20
 
Advanced motion controls azbdc20a20
Advanced motion controls azbdc20a20Advanced motion controls azbdc20a20
Advanced motion controls azbdc20a20
 
Lm567
Lm567Lm567
Lm567
 
Advanced motion controls azbe12a8
Advanced motion controls azbe12a8Advanced motion controls azbe12a8
Advanced motion controls azbe12a8
 
Advanced motion controls azbh40a8
Advanced motion controls azbh40a8Advanced motion controls azbh40a8
Advanced motion controls azbh40a8
 
Advanced motion controls azb20a8
Advanced motion controls azb20a8Advanced motion controls azb20a8
Advanced motion controls azb20a8
 
Advanced motion controls az20a8ddc
Advanced motion controls az20a8ddcAdvanced motion controls az20a8ddc
Advanced motion controls az20a8ddc
 
Digital potentiometer ds1804 010+
Digital potentiometer ds1804 010+Digital potentiometer ds1804 010+
Digital potentiometer ds1804 010+
 
Advanced motion controls azb10a4
Advanced motion controls azb10a4Advanced motion controls azb10a4
Advanced motion controls azb10a4
 

Plus de Yong Heui Cho

Android - Sensor Manager
Android - Sensor ManagerAndroid - Sensor Manager
Android - Sensor ManagerYong Heui Cho
 
Android - Broadcast Receiver
Android - Broadcast ReceiverAndroid - Broadcast Receiver
Android - Broadcast ReceiverYong Heui Cho
 
TestBCD2018-2(answer)
TestBCD2018-2(answer)TestBCD2018-2(answer)
TestBCD2018-2(answer)Yong Heui Cho
 
TestSDS2018-2(answer)
TestSDS2018-2(answer)TestSDS2018-2(answer)
TestSDS2018-2(answer)Yong Heui Cho
 
TestEC2018-2(answer)
TestEC2018-2(answer)TestEC2018-2(answer)
TestEC2018-2(answer)Yong Heui Cho
 
TestEC2018-1(answer)
TestEC2018-1(answer)TestEC2018-1(answer)
TestEC2018-1(answer)Yong Heui Cho
 
TestBCD2018-1(answer)
TestBCD2018-1(answer)TestBCD2018-1(answer)
TestBCD2018-1(answer)Yong Heui Cho
 
TestSDS2018-1(answer)
TestSDS2018-1(answer)TestSDS2018-1(answer)
TestSDS2018-1(answer)Yong Heui Cho
 
BJT - Analysis of Bias
BJT - Analysis of BiasBJT - Analysis of Bias
BJT - Analysis of BiasYong Heui Cho
 
TestCloud2018-2(answer)
TestCloud2018-2(answer)TestCloud2018-2(answer)
TestCloud2018-2(answer)Yong Heui Cho
 
TestECD2018-1(answer)
TestECD2018-1(answer)TestECD2018-1(answer)
TestECD2018-1(answer)Yong Heui Cho
 
Test-SDIC2018-2(answer)
Test-SDIC2018-2(answer)Test-SDIC2018-2(answer)
Test-SDIC2018-2(answer)Yong Heui Cho
 
TestCloud2018-1(answer)
TestCloud2018-1(answer)TestCloud2018-1(answer)
TestCloud2018-1(answer)Yong Heui Cho
 
Test-SDIC2018-1(Answer)
Test-SDIC2018-1(Answer)Test-SDIC2018-1(Answer)
Test-SDIC2018-1(Answer)Yong Heui Cho
 
RF 증폭기 설계(Design of RF Amplifier)-rev1
RF 증폭기 설계(Design of RF Amplifier)-rev1RF 증폭기 설계(Design of RF Amplifier)-rev1
RF 증폭기 설계(Design of RF Amplifier)-rev1Yong Heui Cho
 
Computing Paradigm - rev1
Computing Paradigm - rev1Computing Paradigm - rev1
Computing Paradigm - rev1Yong Heui Cho
 

Plus de Yong Heui Cho (20)

Android - Sensor Manager
Android - Sensor ManagerAndroid - Sensor Manager
Android - Sensor Manager
 
Android - Broadcast Receiver
Android - Broadcast ReceiverAndroid - Broadcast Receiver
Android - Broadcast Receiver
 
Android - Message
Android - MessageAndroid - Message
Android - Message
 
Cloud Computing
Cloud ComputingCloud Computing
Cloud Computing
 
Computing Paradigm
Computing ParadigmComputing Paradigm
Computing Paradigm
 
TestBCD2018-2(answer)
TestBCD2018-2(answer)TestBCD2018-2(answer)
TestBCD2018-2(answer)
 
TestSDS2018-2(answer)
TestSDS2018-2(answer)TestSDS2018-2(answer)
TestSDS2018-2(answer)
 
TestEC2018-2(answer)
TestEC2018-2(answer)TestEC2018-2(answer)
TestEC2018-2(answer)
 
TestEC2018-1(answer)
TestEC2018-1(answer)TestEC2018-1(answer)
TestEC2018-1(answer)
 
TestBCD2018-1(answer)
TestBCD2018-1(answer)TestBCD2018-1(answer)
TestBCD2018-1(answer)
 
TestSDS2018-1(answer)
TestSDS2018-1(answer)TestSDS2018-1(answer)
TestSDS2018-1(answer)
 
BJT - Analysis of Bias
BJT - Analysis of BiasBJT - Analysis of Bias
BJT - Analysis of Bias
 
TestCloud2018-2(answer)
TestCloud2018-2(answer)TestCloud2018-2(answer)
TestCloud2018-2(answer)
 
TestECD2018-1(answer)
TestECD2018-1(answer)TestECD2018-1(answer)
TestECD2018-1(answer)
 
Test-SDIC2018-2(answer)
Test-SDIC2018-2(answer)Test-SDIC2018-2(answer)
Test-SDIC2018-2(answer)
 
TestCloud2018-1(answer)
TestCloud2018-1(answer)TestCloud2018-1(answer)
TestCloud2018-1(answer)
 
Cloud Service Model
Cloud Service ModelCloud Service Model
Cloud Service Model
 
Test-SDIC2018-1(Answer)
Test-SDIC2018-1(Answer)Test-SDIC2018-1(Answer)
Test-SDIC2018-1(Answer)
 
RF 증폭기 설계(Design of RF Amplifier)-rev1
RF 증폭기 설계(Design of RF Amplifier)-rev1RF 증폭기 설계(Design of RF Amplifier)-rev1
RF 증폭기 설계(Design of RF Amplifier)-rev1
 
Computing Paradigm - rev1
Computing Paradigm - rev1Computing Paradigm - rev1
Computing Paradigm - rev1
 

Dernier

Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...Drew Madelung
 
🐬 The future of MySQL is Postgres 🐘
🐬  The future of MySQL is Postgres   🐘🐬  The future of MySQL is Postgres   🐘
🐬 The future of MySQL is Postgres 🐘RTylerCroy
 
IAC 2024 - IA Fast Track to Search Focused AI Solutions
IAC 2024 - IA Fast Track to Search Focused AI SolutionsIAC 2024 - IA Fast Track to Search Focused AI Solutions
IAC 2024 - IA Fast Track to Search Focused AI SolutionsEnterprise Knowledge
 
08448380779 Call Girls In Civil Lines Women Seeking Men
08448380779 Call Girls In Civil Lines Women Seeking Men08448380779 Call Girls In Civil Lines Women Seeking Men
08448380779 Call Girls In Civil Lines Women Seeking MenDelhi Call girls
 
TrustArc Webinar - Stay Ahead of US State Data Privacy Law Developments
TrustArc Webinar - Stay Ahead of US State Data Privacy Law DevelopmentsTrustArc Webinar - Stay Ahead of US State Data Privacy Law Developments
TrustArc Webinar - Stay Ahead of US State Data Privacy Law DevelopmentsTrustArc
 
Strategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
Strategize a Smooth Tenant-to-tenant Migration and Copilot TakeoffStrategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
Strategize a Smooth Tenant-to-tenant Migration and Copilot Takeoffsammart93
 
GenCyber Cyber Security Day Presentation
GenCyber Cyber Security Day PresentationGenCyber Cyber Security Day Presentation
GenCyber Cyber Security Day PresentationMichael W. Hawkins
 
The 7 Things I Know About Cyber Security After 25 Years | April 2024
The 7 Things I Know About Cyber Security After 25 Years | April 2024The 7 Things I Know About Cyber Security After 25 Years | April 2024
The 7 Things I Know About Cyber Security After 25 Years | April 2024Rafal Los
 
Driving Behavioral Change for Information Management through Data-Driven Gree...
Driving Behavioral Change for Information Management through Data-Driven Gree...Driving Behavioral Change for Information Management through Data-Driven Gree...
Driving Behavioral Change for Information Management through Data-Driven Gree...Enterprise Knowledge
 
Evaluating the top large language models.pdf
Evaluating the top large language models.pdfEvaluating the top large language models.pdf
Evaluating the top large language models.pdfChristopherTHyatt
 
Presentation on how to chat with PDF using ChatGPT code interpreter
Presentation on how to chat with PDF using ChatGPT code interpreterPresentation on how to chat with PDF using ChatGPT code interpreter
Presentation on how to chat with PDF using ChatGPT code interpreternaman860154
 
08448380779 Call Girls In Greater Kailash - I Women Seeking Men
08448380779 Call Girls In Greater Kailash - I Women Seeking Men08448380779 Call Girls In Greater Kailash - I Women Seeking Men
08448380779 Call Girls In Greater Kailash - I Women Seeking MenDelhi Call girls
 
Workshop - Best of Both Worlds_ Combine KG and Vector search for enhanced R...
Workshop - Best of Both Worlds_ Combine  KG and Vector search for  enhanced R...Workshop - Best of Both Worlds_ Combine  KG and Vector search for  enhanced R...
Workshop - Best of Both Worlds_ Combine KG and Vector search for enhanced R...Neo4j
 
Histor y of HAM Radio presentation slide
Histor y of HAM Radio presentation slideHistor y of HAM Radio presentation slide
Histor y of HAM Radio presentation slidevu2urc
 
Bajaj Allianz Life Insurance Company - Insurer Innovation Award 2024
Bajaj Allianz Life Insurance Company - Insurer Innovation Award 2024Bajaj Allianz Life Insurance Company - Insurer Innovation Award 2024
Bajaj Allianz Life Insurance Company - Insurer Innovation Award 2024The Digital Insurer
 
EIS-Webinar-Prompt-Knowledge-Eng-2024-04-08.pptx
EIS-Webinar-Prompt-Knowledge-Eng-2024-04-08.pptxEIS-Webinar-Prompt-Knowledge-Eng-2024-04-08.pptx
EIS-Webinar-Prompt-Knowledge-Eng-2024-04-08.pptxEarley Information Science
 
Exploring the Future Potential of AI-Enabled Smartphone Processors
Exploring the Future Potential of AI-Enabled Smartphone ProcessorsExploring the Future Potential of AI-Enabled Smartphone Processors
Exploring the Future Potential of AI-Enabled Smartphone Processorsdebabhi2
 
08448380779 Call Girls In Diplomatic Enclave Women Seeking Men
08448380779 Call Girls In Diplomatic Enclave Women Seeking Men08448380779 Call Girls In Diplomatic Enclave Women Seeking Men
08448380779 Call Girls In Diplomatic Enclave Women Seeking MenDelhi Call girls
 
Raspberry Pi 5: Challenges and Solutions in Bringing up an OpenGL/Vulkan Driv...
Raspberry Pi 5: Challenges and Solutions in Bringing up an OpenGL/Vulkan Driv...Raspberry Pi 5: Challenges and Solutions in Bringing up an OpenGL/Vulkan Driv...
Raspberry Pi 5: Challenges and Solutions in Bringing up an OpenGL/Vulkan Driv...Igalia
 
Boost PC performance: How more available memory can improve productivity
Boost PC performance: How more available memory can improve productivityBoost PC performance: How more available memory can improve productivity
Boost PC performance: How more available memory can improve productivityPrincipled Technologies
 

Dernier (20)

Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
 
🐬 The future of MySQL is Postgres 🐘
🐬  The future of MySQL is Postgres   🐘🐬  The future of MySQL is Postgres   🐘
🐬 The future of MySQL is Postgres 🐘
 
IAC 2024 - IA Fast Track to Search Focused AI Solutions
IAC 2024 - IA Fast Track to Search Focused AI SolutionsIAC 2024 - IA Fast Track to Search Focused AI Solutions
IAC 2024 - IA Fast Track to Search Focused AI Solutions
 
08448380779 Call Girls In Civil Lines Women Seeking Men
08448380779 Call Girls In Civil Lines Women Seeking Men08448380779 Call Girls In Civil Lines Women Seeking Men
08448380779 Call Girls In Civil Lines Women Seeking Men
 
TrustArc Webinar - Stay Ahead of US State Data Privacy Law Developments
TrustArc Webinar - Stay Ahead of US State Data Privacy Law DevelopmentsTrustArc Webinar - Stay Ahead of US State Data Privacy Law Developments
TrustArc Webinar - Stay Ahead of US State Data Privacy Law Developments
 
Strategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
Strategize a Smooth Tenant-to-tenant Migration and Copilot TakeoffStrategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
Strategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
 
GenCyber Cyber Security Day Presentation
GenCyber Cyber Security Day PresentationGenCyber Cyber Security Day Presentation
GenCyber Cyber Security Day Presentation
 
The 7 Things I Know About Cyber Security After 25 Years | April 2024
The 7 Things I Know About Cyber Security After 25 Years | April 2024The 7 Things I Know About Cyber Security After 25 Years | April 2024
The 7 Things I Know About Cyber Security After 25 Years | April 2024
 
Driving Behavioral Change for Information Management through Data-Driven Gree...
Driving Behavioral Change for Information Management through Data-Driven Gree...Driving Behavioral Change for Information Management through Data-Driven Gree...
Driving Behavioral Change for Information Management through Data-Driven Gree...
 
Evaluating the top large language models.pdf
Evaluating the top large language models.pdfEvaluating the top large language models.pdf
Evaluating the top large language models.pdf
 
Presentation on how to chat with PDF using ChatGPT code interpreter
Presentation on how to chat with PDF using ChatGPT code interpreterPresentation on how to chat with PDF using ChatGPT code interpreter
Presentation on how to chat with PDF using ChatGPT code interpreter
 
08448380779 Call Girls In Greater Kailash - I Women Seeking Men
08448380779 Call Girls In Greater Kailash - I Women Seeking Men08448380779 Call Girls In Greater Kailash - I Women Seeking Men
08448380779 Call Girls In Greater Kailash - I Women Seeking Men
 
Workshop - Best of Both Worlds_ Combine KG and Vector search for enhanced R...
Workshop - Best of Both Worlds_ Combine  KG and Vector search for  enhanced R...Workshop - Best of Both Worlds_ Combine  KG and Vector search for  enhanced R...
Workshop - Best of Both Worlds_ Combine KG and Vector search for enhanced R...
 
Histor y of HAM Radio presentation slide
Histor y of HAM Radio presentation slideHistor y of HAM Radio presentation slide
Histor y of HAM Radio presentation slide
 
Bajaj Allianz Life Insurance Company - Insurer Innovation Award 2024
Bajaj Allianz Life Insurance Company - Insurer Innovation Award 2024Bajaj Allianz Life Insurance Company - Insurer Innovation Award 2024
Bajaj Allianz Life Insurance Company - Insurer Innovation Award 2024
 
EIS-Webinar-Prompt-Knowledge-Eng-2024-04-08.pptx
EIS-Webinar-Prompt-Knowledge-Eng-2024-04-08.pptxEIS-Webinar-Prompt-Knowledge-Eng-2024-04-08.pptx
EIS-Webinar-Prompt-Knowledge-Eng-2024-04-08.pptx
 
Exploring the Future Potential of AI-Enabled Smartphone Processors
Exploring the Future Potential of AI-Enabled Smartphone ProcessorsExploring the Future Potential of AI-Enabled Smartphone Processors
Exploring the Future Potential of AI-Enabled Smartphone Processors
 
08448380779 Call Girls In Diplomatic Enclave Women Seeking Men
08448380779 Call Girls In Diplomatic Enclave Women Seeking Men08448380779 Call Girls In Diplomatic Enclave Women Seeking Men
08448380779 Call Girls In Diplomatic Enclave Women Seeking Men
 
Raspberry Pi 5: Challenges and Solutions in Bringing up an OpenGL/Vulkan Driv...
Raspberry Pi 5: Challenges and Solutions in Bringing up an OpenGL/Vulkan Driv...Raspberry Pi 5: Challenges and Solutions in Bringing up an OpenGL/Vulkan Driv...
Raspberry Pi 5: Challenges and Solutions in Bringing up an OpenGL/Vulkan Driv...
 
Boost PC performance: How more available memory can improve productivity
Boost PC performance: How more available memory can improve productivityBoost PC performance: How more available memory can improve productivity
Boost PC performance: How more available memory can improve productivity
 

DAC0800 8-Bit DAC Datasheet

  • 1. DAC0800/DAC0802 8-Bit Digital-to-Analog Converters June 1999 DAC0800/DAC0802 8-Bit Digital-to-Analog Converters General Description The DAC0800, DAC0802, DAC0800C and DAC0802C are a direct replacement for the DAC-08, DAC-08A, DAC-08C, The DAC0800 series are monolithic 8-bit high-speed and DAC-08H, respectively. current-output digital-to-analog converters (DAC) featuring typical settling times of 100 ns. When used as a multiplying DAC, monotonic performance over a 40 to 1 reference cur- Features rent range is possible. The DAC0800 series also features n Fast settling output current: 100 ns high compliance complementary current outputs to allow n Full scale error: ± 1 LSB differential output voltages of 20 Vp-p with simple resistor n Nonlinearity over temperature: ± 0.1% loads as shown in Figure 1. The reference-to-full-scale cur- n Full scale current drift: ± 10 ppm/˚C rent matching of better than ± 1 LSB eliminates the need for n High output compliance: −10V to +18V full-scale trims in most applications while the nonlinearities n Complementary current outputs of better than ± 0.1% over temperature minimizes system n Interface directly with TTL, CMOS, PMOS and others error accumulations. n 2 quadrant wide range multiplying capability The noise immune inputs of the DAC0800 series will accept n Wide power supply range: ± 4.5V to ± 18V TTL levels with the logic threshold pin, VLC, grounded. Changing the VLC potential will allow direct interface to other n Low power consumption: 33 mW at ± 5V logic families. The performance and characteristics of the n Low cost device are essentially unchanged over the full ± 4.5V to ± 18V power supply range; power dissipation is only 33 mW with ± 5V supplies and is independent of the logic input states. Typical Applications DS005686-1 FIGURE 1. ± 20 VP-P Output Digital-to-Analog Converter (Note 5) Ordering Information Non-Linearity Temperature Order Numbers Range J Package (J16A) (Note 1) N Package (N16E) (Note 1) SO Package (M16A) ± 0.1% FS 0˚C ≤ TA ≤ +70˚C DAC0802LCJ DAC-08HQ DAC0802LCN DAC-08HP DAC0802LCM ± 0.19% FS −55˚C ≤ TA ≤ +125˚C DAC0800LJ DAC-08Q ± 0.19% FS 0˚C ≤ TA ≤ +70˚C DAC0800LCJ DAC-08EQ DAC0800LCN DAC-08EP DAC0800LCM Note 1: Devices may be ordered by using either order number. © 2001 National Semiconductor Corporation DS005686 www.national.com
  • 2. DAC0800/DAC0802 Absolute Maximum Ratings (Note 2) Storage Temperature −65˚C to +150˚C If Military/Aerospace specified devices are required, Lead Temp. (Soldering, 10 seconds) please contact the National Semiconductor Sales Office/ Dual-In-Line Package (plastic) 260˚C Distributors for availability and specifications. Dual-In-Line Package (ceramic) 300˚C Supply Voltage (V+ − V−) ± 18V or 36V Surface Mount Package Power Dissipation (Note 3) 500 mW Vapor Phase (60 seconds) 215˚C Reference Input Differential Voltage Infrared (15 seconds) 220˚C (V14 to V15) V− to V+ Reference Input Common-Mode Operating Conditions (Note 2) − + Range (V14, V15) V to V Min Max Units Reference Input Current 5 mA Temperature (TA) Logic Inputs V− to V− plus 36V DAC0800L −55 +125 ˚C Analog Current Outputs DAC0800LC 0 +70 ˚C (VS− = −15V) 4.25 mA DAC0802LC 0 +70 ˚C ESD Susceptibility (Note 4) TBD V Electrical Characteristics The following specifications apply for VS = ± 15V, IREF = 2 mA and TMIN ≤ TA ≤ TMAX unless otherwise specified. Output char- acteristics refer to both IOUT and IOUT. DAC0802LC DAC0800L/ Symbol Parameter Conditions DAC0800LC Units Min Typ Max Min Typ Max Resolution 8 8 8 8 8 8 Bits Monotonicity 8 8 8 8 8 8 Bits Nonlinearity ± 0.1 ± 0.19 %FS ts Settling Time To ± 1⁄2 LSB, All Bits Switched 100 135 ns “ON” or “OFF”, TA =25˚C DAC0800L 100 135 ns DAC0800LC 100 150 ns tPLH, Propagation Delay TA =25˚C tPHL Each Bit 35 60 35 60 ns All Bits Switched 35 60 35 60 ns TCIFS Full Scale Tempco ± 10 ± 50 ± 10 ± 50 ppm/˚C VOC Output Voltage Compliance Full Scale Current Change −10 18 −10 18 V < 1⁄2 LSB, ROUT > 20 MΩ Typ IFS4 Full Scale Current VREF =10.000V, R14=5.000 kΩ 1.984 1.992 2.000 1.94 1.99 2.04 mA R15=5.000 kΩ, TA =25˚C IFSS Full Scale Symmetry IFS4−IFS2 ± 0.5 ± 4.0 ±1 ± 8.0 µA IZS Zero Scale Current 0.1 1.0 0.2 2.0 µA IFSR Output Current Range V− =−5V 0 2.0 2.1 0 2.0 2.1 mA V− =−8V to −18V 0 2.0 4.2 0 2.0 4.2 mA Logic Input Levels VIL Logic “0” VLC =0V 0.8 0.8 V VIH Logic “1” 2.0 2.0 V Logic Input Current VLC =0V IIL Logic “0” −10V≤VIN≤+0.8V −2.0 −10 −2.0 −10 µA IIH Logic “1” 2V≤VIN≤+18V 0.002 10 0.002 10 µA VIS Logic Input Swing V− =−15V −10 18 −10 18 V VTHR Logic Threshold Range VS = ± 15V −10 13.5 −10 13.5 V I15 Reference Bias Current −1.0 −3.0 −1.0 −3.0 µA dl/dt Reference Input Slew Rate (Figure 11) 4.0 8.0 4.0 8.0 mA/µs PSSIFS+ Power Supply Sensitivity 4.5V≤V+≤18V 0.0001 0.01 0.0001 0.01 %/% PSSIFS− −4.5V≤V−≤18V 0.0001 0.01 0.0001 0.01 %/% IREF =1mA www.national.com 2
  • 3. DAC0800/DAC0802 Electrical Characteristics (Continued) The following specifications apply for VS = ± 15V, IREF = 2 mA and TMIN ≤ TA ≤ TMAX unless otherwise specified. Output char- acteristics refer to both IOUT and IOUT. DAC0802LC DAC0800L/ Symbol Parameter Conditions DAC0800LC Units Min Typ Max Min Typ Max Power Supply Current VS = ± 5V, IREF =1 mA I+ 2.3 3.8 2.3 3.8 mA I− −4.3 −5.8 −4.3 −5.8 mA VS =5V, −15V, IREF =2 mA I+ 2.4 3.8 2.4 3.8 mA I− −6.4 −7.8 −6.4 −7.8 mA VS = ± 15V, IREF =2 mA I+ 2.5 3.8 2.5 3.8 mA I− −6.5 −7.8 −6.5 −7.8 mA PD Power Dissipation ± 5V, IREF =1 mA 33 48 33 48 mW 5V,−15V, IREF =2 mA 108 136 108 136 mW ± 15V, IREF =2 mA 135 174 135 174 mW Note 2: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions. Note 3: The maximum junction temperature of the DAC0800 and DAC0802 is 125˚C. For operating at elevated temperatures, devices in the Dual-In-Line J package must be derated based on a thermal resistance of 100˚C/W, junction-to-ambient, 175˚C/W for the molded Dual-In-Line N package and 100˚C/W for the Small Outline M package. Note 4: Human body model, 100 pF discharged through a 1.5 kΩ resistor. Note 5: Pin-out numbers for the DAC080X represent the Dual-In-Line package. The Small Outline package pin-out differs from the Dual-In-Line package. Connection Diagrams Dual-In-Line Package Small Outline Package DS005686-14 DS005686-13 Top View Top View See Ordering Information 3 www.national.com
  • 4. DAC0800/DAC0802 Block Diagram (Note 5) DS005686-2 Typical Performance Characteristics Full Scale Current LSB Propagation Delay vs IFS Reference Input vs Reference Current Frequency Response DS005686-23 DS005686-24 DS005686-22 Curve 1: CC =15 pF, VIN =2 Vp-p centered at 1V. Curve 2: CC =15 pF, VIN =50 mVp-p centered at 200 mV. Curve 3: CC =0 pF, VIN =100 mVp-p centered at 0V and applied through 50Ω connected to pin 14.2V applied to R14. Reference Amp Logic Input Current VTH — VLC vs Temperature Common-Mode Range vs Input Voltage DS005686-27 DS005686-25 DS005686-26 Note. Positive common-mode range is always (V+) − 1.5V. www.national.com 4
  • 5. DAC0800/DAC0802 Typical Performance Characteristics (Continued) Output Current vs Output Output Voltage Compliance Bit Transfer Voltage (Output Voltage vs Temperature Characteristics Compliance) DS005686-29 DS005686-30 DS005686-28 Note. B1–B8 have identical transfer characteristics. Bits are fully switched with less than 1⁄2 LSB error, at less than ± 100 mV from actual threshold. These switching points are guaranteed to lie between 0.8 and 2V over the operating temperature range (VLC = 0V). Power Supply Current Power Supply Current Power Supply Current vs +V vs −V vs Temperature DS005686-31 DS005686-32 DS005686-33 Equivalent Circuit DS005686-15 FIGURE 2. 5 www.national.com
  • 6. DAC0800/DAC0802 Typical Applications DS005686-5 IO + IO = IFS for all logic states For fixed reference, TTL operation, typical values are: VREF = 10.000V RREF = 5.000k R15 ≈ RREF CC = 0.01 µF VLC = 0V (Ground) FIGURE 3. Basic Positive Reference Operation (Note 5) DS005686-16 DS005686-21 FIGURE 4. Recommended Full Scale Adjustment Circuit (Note 5) Note. RREF sets IFS; R15 is for bias current cancellation FIGURE 5. Basic Negative Reference Operation (Note 5) DS005686-17 B1 B2 B3 B4 B5 B6 B7 B8 IO mA IOmA EO EO Full Scale 1 1 1 1 1 1 1 1 1.992 0.000 −9.960 0.000 Full Scale−LSB 1 1 1 1 1 1 1 0 1.984 0.008 −9.920 −0.040 Half Scale+LSB 1 0 0 0 0 0 0 1 1.008 0.984 −5.040 −4.920 Half Scale 1 0 0 0 0 0 0 0 1.000 0.992 −5.000 −4.960 Half Scale−LSB 0 1 1 1 1 1 1 1 0.992 1.000 −4.960 −5.000 Zero Scale+LSB 0 0 0 0 0 0 0 1 0.008 1.984 −0.040 −9.920 Zero Scale 0 0 0 0 0 0 0 0 0.000 1.992 0.000 −9.960 FIGURE 6. Basic Unipolar Negative Operation (Note 5) www.national.com 6
  • 7. DAC0800/DAC0802 Typical Applications (Continued) DS005686-6 B1 B2 B3 B4 B5 B6 B7 B8 EO EO Pos. Full Scale 1 1 1 1 1 1 1 1 −9.920 +10.000 Pos. Full Scale−LSB 1 1 1 1 1 1 1 0 −9.840 +9.920 Zero Scale+LSB 1 0 0 0 0 0 0 1 −0.080 +0.160 Zero Scale 1 0 0 0 0 0 0 0 0.000 +0.080 Zero Scale−LSB 0 1 1 1 1 1 1 1 +0.080 0.000 Neg. Full Scale+LSB 0 0 0 0 0 0 0 1 +9.920 −9.840 Neg. Full Scale 0 0 0 0 0 0 0 0 +10.000 −9.920 FIGURE 7. Basic Bipolar Output Operation (Note 5) DS005686-18 If RL = RL within ± 0.05%, output is symmetrical about ground B1 B2 B3 B4 B5 B6 B7 B8 EO Pos. Full Scale 1 1 1 1 1 1 1 1 +9.960 Pos. Full Scale−LSB 1 1 1 1 1 1 1 0 +9.880 (+)Zero Scale 1 0 0 0 0 0 0 0 +0.040 (−)Zero Scale 0 1 1 1 1 1 1 1 −0.040 Neg. Full Scale+LSB 0 0 0 0 0 0 0 1 −9.880 Neg. Full Scale 0 0 0 0 0 0 0 0 −9.960 FIGURE 8. Symmetrical Offset Binary Operation (Note 5) DS005686-19 For complementary output (operation as negative logic DAC), connect inverting input of op amp to IO (pin 2), connect IO (pin 4) to ground. FIGURE 9. Positive Low Impedance Output Operation (Note 5) 7 www.national.com
  • 8. DAC0800/DAC0802 Typical Applications (Continued) DS005686-20 For complementary output (operation as a negative logic DAC) connect non-inverting input of op am to IO (pin 2); connect IO (pin 4) to ground. FIGURE 10. Negative Low Impedance Output Operation (Note 5) DS005686-10 Typical values: RIN =5k,+VIN =10V FIGURE 11. Pulsed Reference Operation (Note 5) DS005686-9 VTH = VLC + 1.4V 15V CMOS, HTL, HNIL VTH = 7.6V Note. Do not exceed negative logic input range of DAC. FIGURE 12. Interfacing with Various Logic Families DS005686-12 (b) +VREF must be above peak positive swing of VIN DS005686-11 (a) IREF ≥ peak negative swing of IIN FIGURE 13. Accommodating Bipolar References (Note 5) www.national.com 8
  • 9. DAC0800/DAC0802 Typical Applications (Continued) DS005686-7 FIGURE 14. Settling Time Measurement (Note 5) DS005686-8 Note. For 1 µs conversion time with 8-bit resolution and 7-bit accuracy, an LM361 comparator replaces the LM319 and the reference current is doubled by reducing R1, R2 and R3 to 2.5 kΩ and R4 to 2 MΩ. FIGURE 15. A Complete 2 µs Conversion Time, 8-Bit A/D Converter (Note 5) 9 www.national.com
  • 10. DAC0800/DAC0802 Physical Dimensions inches (millimeters) unless otherwise noted Molded Small Outline Package (SO) Order Numbers DAC0800LCM, or DAC0802LCM NS Package Number M16A Molded Small Outline Package (SO) Order Numbers DAC0800LCM, or DAC0802LCM NS Package Number M16A www.national.com 10
  • 11. DAC0800/DAC0802 8-Bit Digital-to-Analog Converters Physical Dimensions inches (millimeters) unless otherwise noted (Continued) Molded Dual-In-Line Package Order Numbers DAC0800, DAC0802 NS Package Number N16E LIFE SUPPORT POLICY NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or 2. A critical component is any component of a life systems which, (a) are intended for surgical implant support device or system whose failure to perform into the body, or (b) support or sustain life, and can be reasonably expected to cause the failure of whose failure to perform when properly used in the life support device or system, or to affect its accordance with instructions for use provided in the safety or effectiveness. labeling, can be reasonably expected to result in a significant injury to the user. National Semiconductor National Semiconductor National Semiconductor National Semiconductor Corporation Europe Asia Pacific Customer Japan Ltd. Americas Fax: +49 (0) 180-530 85 86 Response Group Tel: 81-3-5639-7560 Email: support@nsc.com Email: europe.support@nsc.com Tel: 65-2544466 Fax: 81-3-5639-7507 Deutsch Tel: +49 (0) 69 9508 6208 Fax: 65-2504466 English Tel: +44 (0) 870 24 0 2171 Email: ap.support@nsc.com www.national.com Français Tel: +33 (0) 1 41 91 8790 National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.
  • 12. This datasheet has been download from: www.datasheetcatalog.com Datasheets for electronics components.