![1. [23 points ]. (1). Write the Verilog program for the following combinational circuit. module cir1
(A, B, C, D, E, S, Y); input output wire assign M= assignF= assign G= assign Y= endmodule (2).
Complete the testbench for the above circuit by generating testing cases for all possible values of
A,B,C,D,E, and S. module tb; A, B, C, D, E, S; Y i initial begin {A,B,C,D,E,S}= $monitor( // monitor
A, B, C, D, E, S, Y values. for (i=0;i<;i=1+1) begin end #5 $stop; end endmodule](https://image.slidesharecdn.com/123points1writetheverilogprogramforthefoll-230320085022-c5f928d2/85/1-23-points-1-Write-the-Verilog-program-for-the-foll-pdf-1-320.jpg)
Recommandé
Recommandé
Contenu connexe
Plus de adhikaribrothers
Plus de adhikaribrothers (20)
Dernier
Dernier (20)
1 23 points 1 Write the Verilog program for the foll.pdf
- 1. 1. [23 points ]. (1). Write the Verilog program for the following combinational circuit. module cir1 (A, B, C, D, E, S, Y); input output wire assign M= assignF= assign G= assign Y= endmodule (2). Complete the testbench for the above circuit by generating testing cases for all possible values of A,B,C,D,E, and S. module tb; A, B, C, D, E, S; Y i initial begin {A,B,C,D,E,S}= $monitor( // monitor A, B, C, D, E, S, Y values. for (i=0;i<;i=1+1) begin end #5 $stop; end endmodule