SlideShare une entreprise Scribd logo
1  sur  17
Memristors:
Not Just Memory
Shahar Kvatinsky
Technion – Israel Institute of Technology
May 2013
Memristors
L.O. Chua, “Memristor – The Missing Circuit Element,” IEEE Trans., 1971
( , )v M x i i
( , )
dx
f x i
dt
Resistor
v R i
Capacitor
q C v
Inductor
L i
Memristor
M q
Memristors are Real!
• 2008 Hewlett Packard
D.B. Strukov et al, “The missing memristor found,” Nature, 2008
2
( ) 1 ( )v ON
OFF
R
M q R q t
D
RON
ROFF
Voltage [V]
Current[mA]
More Memristors
• ReRAM
• STT-MRAM
• Spintronic memristors
• Organic memristors
• Phase-change memory
Memristors are the Next Memory
• Dense
• Fast
• Nonvolatile
• Low power
• High endurance
Not Just Memory
• Logic circuits
• Analog circuits
• Neuromorphic systems
• Sensors
• New architectures
Why Use Memristors in Logic?
Integrating memristors
with standard logic
Logic within the
memory
Memristor layer
CMOS
layer
Beyond Moore
Save die area
More logic on die
Beyond Von-Neumann
Flexible
Save power, BW
Memristor Polarity
Decrease resistanceIncrease resistance
Current
Voltage
Current
Memristor Ratioed Logic (MRL)
• Voltage as logical state
• Memristors only as computational elements
S. Kvatinsky “MRL – Memristor Ratioed Logic,” CNNA 2012
ORAND
IN1
IN1
IN2IN2
OUT OUT
AND Operation
Decrease resistance
ANDIN2IN1
000
010
001
111
ROFF
RON
0
0
No current 0
1
1
1
Increase resistance
ROFF >> RON
~0
IN1
IN2
OUT
ON ON
OUT CC CC CC
ON OFF OFF
R R
V V V V
R R R
S. Kvatinsky “MRL – Memristor Ratioed Logic,” CNNA 2012
New Architectures
• Memory intensive computing
• Sea of memory
Memory
Controller
Switch on Event Multithreading
Thread A
Thread B
12
Cache miss!!!
Low performance
High power
Simple
Continuous Flow MT (CFMT)
13
ThreadAPipelineregister
R/W
R/W
R/W
R/W
R/W
Fetch
Decode 1
Decode 2
Address G
Mem access
Execute
Write back
R/W
Multistate
Pipeline
Register (MPR)
S. Kvatinsky “Memristor-based Multithreading,” CAL 2013
MPR
MPR
MPR
MPR
MPR
MPR
Continuous Flow MT (CFMT)
Thread A
Thread B
14
Fetch
Decode 1
Decode 2
Address G
Mem access
Execute
Write back
Cache miss!!!
MPR=MultistatePipelineRegister
Neuromorphic
• Memristor as a synapse
• Memristor as a neuron
Summary
• Next memory
• Think different
Thanks!http://memristor.shorturl.com

Contenu connexe

Tendances

memristor
memristormemristor
memristor
jithoot
 

Tendances (20)

Memristor
MemristorMemristor
Memristor
 
memristor
memristormemristor
memristor
 
Memristor
MemristorMemristor
Memristor
 
MEMRISTOR
MEMRISTORMEMRISTOR
MEMRISTOR
 
Memristor ppt
Memristor pptMemristor ppt
Memristor ppt
 
Memristor
 Memristor Memristor
Memristor
 
LOW POWER DESIGN VLSI
LOW POWER DESIGN VLSILOW POWER DESIGN VLSI
LOW POWER DESIGN VLSI
 
Magic memristor aided logic
Magic memristor aided logicMagic memristor aided logic
Magic memristor aided logic
 
Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)
 
Memristor by sandeep
Memristor by sandeepMemristor by sandeep
Memristor by sandeep
 
Analytical Modeling of Tunneling Field Effect Transistor (TFET)
Analytical Modeling of Tunneling Field Effect Transistor (TFET)Analytical Modeling of Tunneling Field Effect Transistor (TFET)
Analytical Modeling of Tunneling Field Effect Transistor (TFET)
 
Clock Skew 1
Clock Skew 1Clock Skew 1
Clock Skew 1
 
FPGA
FPGAFPGA
FPGA
 
Basics Of VLSI
Basics Of VLSIBasics Of VLSI
Basics Of VLSI
 
Memristors
MemristorsMemristors
Memristors
 
Layouts
LayoutsLayouts
Layouts
 
Lecture20
Lecture20Lecture20
Lecture20
 
Memristor
MemristorMemristor
Memristor
 
Power Gating
Power GatingPower Gating
Power Gating
 
Memristor ppt
Memristor pptMemristor ppt
Memristor ppt
 

Similaire à TRACK E: Memristors: Not Just Memory/ Shahar Kvatinsky

Track e memristors- shahar kvatinsky
Track e memristors- shahar kvatinskyTrack e memristors- shahar kvatinsky
Track e memristors- shahar kvatinsky
chiportal
 
SELF-CONTROLLED WRITING AND ERASING IN A MEMORISTOR CROSSBAR MEMORY
SELF-CONTROLLED WRITING AND ERASING IN A MEMORISTOR CROSSBAR MEMORYSELF-CONTROLLED WRITING AND ERASING IN A MEMORISTOR CROSSBAR MEMORY
SELF-CONTROLLED WRITING AND ERASING IN A MEMORISTOR CROSSBAR MEMORY
Ankit Jha
 

Similaire à TRACK E: Memristors: Not Just Memory/ Shahar Kvatinsky (20)

The Missing Memristor
The Missing Memristor The Missing Memristor
The Missing Memristor
 
memristor
memristormemristor
memristor
 
Mythology of the Memristor
Mythology of the MemristorMythology of the Memristor
Mythology of the Memristor
 
Class presentation
Class presentationClass presentation
Class presentation
 
Memristor seminar by sachin bhoi
Memristor seminar by sachin bhoiMemristor seminar by sachin bhoi
Memristor seminar by sachin bhoi
 
Track e memristors- shahar kvatinsky
Track e memristors- shahar kvatinskyTrack e memristors- shahar kvatinsky
Track e memristors- shahar kvatinsky
 
Memristors
MemristorsMemristors
Memristors
 
Memristors
MemristorsMemristors
Memristors
 
Challenges of emerging memory memristor.
Challenges of emerging memory memristor.Challenges of emerging memory memristor.
Challenges of emerging memory memristor.
 
Memristor
MemristorMemristor
Memristor
 
Basics of memristor
Basics  of memristorBasics  of memristor
Basics of memristor
 
poster_final
poster_finalposter_final
poster_final
 
poster_final
poster_finalposter_final
poster_final
 
Memristor
MemristorMemristor
Memristor
 
lugli_slides.ppt
lugli_slides.pptlugli_slides.ppt
lugli_slides.ppt
 
Spintronics Introduction (Basic)
Spintronics Introduction (Basic)Spintronics Introduction (Basic)
Spintronics Introduction (Basic)
 
Spintronics Introduction (BASIC)
Spintronics Introduction (BASIC)Spintronics Introduction (BASIC)
Spintronics Introduction (BASIC)
 
The Missing Fundamental Element
The Missing Fundamental ElementThe Missing Fundamental Element
The Missing Fundamental Element
 
Microprocessor and Positive and Negative Logic
Microprocessor and Positive and Negative LogicMicroprocessor and Positive and Negative Logic
Microprocessor and Positive and Negative Logic
 
SELF-CONTROLLED WRITING AND ERASING IN A MEMORISTOR CROSSBAR MEMORY
SELF-CONTROLLED WRITING AND ERASING IN A MEMORISTOR CROSSBAR MEMORYSELF-CONTROLLED WRITING AND ERASING IN A MEMORISTOR CROSSBAR MEMORY
SELF-CONTROLLED WRITING AND ERASING IN A MEMORISTOR CROSSBAR MEMORY
 

Plus de chiportal

Prof. Steve Furber, University of Manchester, Principal Designer of the BBC M...
Prof. Steve Furber, University of Manchester, Principal Designer of the BBC M...Prof. Steve Furber, University of Manchester, Principal Designer of the BBC M...
Prof. Steve Furber, University of Manchester, Principal Designer of the BBC M...
chiportal
 

Plus de chiportal (20)

Prof. Zhihua Wang, Tsinghua University, Beijing, China
Prof. Zhihua Wang, Tsinghua University, Beijing, China Prof. Zhihua Wang, Tsinghua University, Beijing, China
Prof. Zhihua Wang, Tsinghua University, Beijing, China
 
Prof. Steve Furber, University of Manchester, Principal Designer of the BBC M...
Prof. Steve Furber, University of Manchester, Principal Designer of the BBC M...Prof. Steve Furber, University of Manchester, Principal Designer of the BBC M...
Prof. Steve Furber, University of Manchester, Principal Designer of the BBC M...
 
Prof. Steve Furber, University of Manchester, Principal Designer of the BBC M...
Prof. Steve Furber, University of Manchester, Principal Designer of the BBC M...Prof. Steve Furber, University of Manchester, Principal Designer of the BBC M...
Prof. Steve Furber, University of Manchester, Principal Designer of the BBC M...
 
Prof. Uri Weiser,Technion
Prof. Uri Weiser,TechnionProf. Uri Weiser,Technion
Prof. Uri Weiser,Technion
 
Ken Liao, Senior Associate VP, Faraday
Ken Liao, Senior Associate VP, FaradayKen Liao, Senior Associate VP, Faraday
Ken Liao, Senior Associate VP, Faraday
 
Prof. Danny Raz, Director, Bell Labs Israel, Nokia
 Prof. Danny Raz, Director, Bell Labs Israel, Nokia  Prof. Danny Raz, Director, Bell Labs Israel, Nokia
Prof. Danny Raz, Director, Bell Labs Israel, Nokia
 
Marco Casale-Rossi, Product Mktg. Manager, Synopsys
Marco Casale-Rossi, Product Mktg. Manager, SynopsysMarco Casale-Rossi, Product Mktg. Manager, Synopsys
Marco Casale-Rossi, Product Mktg. Manager, Synopsys
 
Dr.Efraim Aharoni, ESD Leader, TowerJazz
Dr.Efraim Aharoni, ESD Leader, TowerJazzDr.Efraim Aharoni, ESD Leader, TowerJazz
Dr.Efraim Aharoni, ESD Leader, TowerJazz
 
Eddy Kvetny, System Engineering Group Leader, Intel
Eddy Kvetny, System Engineering Group Leader, IntelEddy Kvetny, System Engineering Group Leader, Intel
Eddy Kvetny, System Engineering Group Leader, Intel
 
Dr. John Bainbridge, Principal Application Architect, NetSpeed
 Dr. John Bainbridge, Principal Application Architect, NetSpeed  Dr. John Bainbridge, Principal Application Architect, NetSpeed
Dr. John Bainbridge, Principal Application Architect, NetSpeed
 
Xavier van Ruymbeke, App. Engineer, Arteris
Xavier van Ruymbeke, App. Engineer, ArterisXavier van Ruymbeke, App. Engineer, Arteris
Xavier van Ruymbeke, App. Engineer, Arteris
 
Asi Lifshitz, VP R&D, Vtool
Asi Lifshitz, VP R&D, VtoolAsi Lifshitz, VP R&D, Vtool
Asi Lifshitz, VP R&D, Vtool
 
Zvika Rozenshein,General Manager, EngineeringIQ
Zvika Rozenshein,General Manager, EngineeringIQZvika Rozenshein,General Manager, EngineeringIQ
Zvika Rozenshein,General Manager, EngineeringIQ
 
Lewis Chu,Marketing Director,GUC
Lewis Chu,Marketing Director,GUC Lewis Chu,Marketing Director,GUC
Lewis Chu,Marketing Director,GUC
 
Kunal Varshney, VLSI Engineer, Open-Silicon
Kunal Varshney, VLSI Engineer, Open-SiliconKunal Varshney, VLSI Engineer, Open-Silicon
Kunal Varshney, VLSI Engineer, Open-Silicon
 
Gert Goossens,Sen. Director, ASIP Tools, Synopsys
Gert Goossens,Sen. Director, ASIP Tools, SynopsysGert Goossens,Sen. Director, ASIP Tools, Synopsys
Gert Goossens,Sen. Director, ASIP Tools, Synopsys
 
Tuvia Liran, Director of VLSI, Nano Retina
Tuvia Liran, Director of VLSI, Nano RetinaTuvia Liran, Director of VLSI, Nano Retina
Tuvia Liran, Director of VLSI, Nano Retina
 
Sagar Kadam, Lead Software Engineer, Open-Silicon
Sagar Kadam, Lead Software Engineer, Open-SiliconSagar Kadam, Lead Software Engineer, Open-Silicon
Sagar Kadam, Lead Software Engineer, Open-Silicon
 
Ronen Shtayer,Director of ASG Operations & PMO, NXP Semiconductor
Ronen Shtayer,Director of ASG Operations & PMO, NXP SemiconductorRonen Shtayer,Director of ASG Operations & PMO, NXP Semiconductor
Ronen Shtayer,Director of ASG Operations & PMO, NXP Semiconductor
 
Prof. Emanuel Cohen, Technion
Prof. Emanuel Cohen, TechnionProf. Emanuel Cohen, Technion
Prof. Emanuel Cohen, Technion
 

Dernier

Artificial Intelligence: Facts and Myths
Artificial Intelligence: Facts and MythsArtificial Intelligence: Facts and Myths
Artificial Intelligence: Facts and Myths
Joaquim Jorge
 
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers:  A Deep Dive into Serverless Spatial Data and FMECloud Frontiers:  A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Safe Software
 

Dernier (20)

ProductAnonymous-April2024-WinProductDiscovery-MelissaKlemke
ProductAnonymous-April2024-WinProductDiscovery-MelissaKlemkeProductAnonymous-April2024-WinProductDiscovery-MelissaKlemke
ProductAnonymous-April2024-WinProductDiscovery-MelissaKlemke
 
Apidays Singapore 2024 - Building Digital Trust in a Digital Economy by Veron...
Apidays Singapore 2024 - Building Digital Trust in a Digital Economy by Veron...Apidays Singapore 2024 - Building Digital Trust in a Digital Economy by Veron...
Apidays Singapore 2024 - Building Digital Trust in a Digital Economy by Veron...
 
Artificial Intelligence: Facts and Myths
Artificial Intelligence: Facts and MythsArtificial Intelligence: Facts and Myths
Artificial Intelligence: Facts and Myths
 
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
 
Polkadot JAM Slides - Token2049 - By Dr. Gavin Wood
Polkadot JAM Slides - Token2049 - By Dr. Gavin WoodPolkadot JAM Slides - Token2049 - By Dr. Gavin Wood
Polkadot JAM Slides - Token2049 - By Dr. Gavin Wood
 
Partners Life - Insurer Innovation Award 2024
Partners Life - Insurer Innovation Award 2024Partners Life - Insurer Innovation Award 2024
Partners Life - Insurer Innovation Award 2024
 
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers:  A Deep Dive into Serverless Spatial Data and FMECloud Frontiers:  A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
 
Data Cloud, More than a CDP by Matt Robison
Data Cloud, More than a CDP by Matt RobisonData Cloud, More than a CDP by Matt Robison
Data Cloud, More than a CDP by Matt Robison
 
A Domino Admins Adventures (Engage 2024)
A Domino Admins Adventures (Engage 2024)A Domino Admins Adventures (Engage 2024)
A Domino Admins Adventures (Engage 2024)
 
Powerful Google developer tools for immediate impact! (2023-24 C)
Powerful Google developer tools for immediate impact! (2023-24 C)Powerful Google developer tools for immediate impact! (2023-24 C)
Powerful Google developer tools for immediate impact! (2023-24 C)
 
Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...
Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...
Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...
 
Artificial Intelligence Chap.5 : Uncertainty
Artificial Intelligence Chap.5 : UncertaintyArtificial Intelligence Chap.5 : Uncertainty
Artificial Intelligence Chap.5 : Uncertainty
 
2024: Domino Containers - The Next Step. News from the Domino Container commu...
2024: Domino Containers - The Next Step. News from the Domino Container commu...2024: Domino Containers - The Next Step. News from the Domino Container commu...
2024: Domino Containers - The Next Step. News from the Domino Container commu...
 
Deploy with confidence: VMware Cloud Foundation 5.1 on next gen Dell PowerEdg...
Deploy with confidence: VMware Cloud Foundation 5.1 on next gen Dell PowerEdg...Deploy with confidence: VMware Cloud Foundation 5.1 on next gen Dell PowerEdg...
Deploy with confidence: VMware Cloud Foundation 5.1 on next gen Dell PowerEdg...
 
HTML Injection Attacks: Impact and Mitigation Strategies
HTML Injection Attacks: Impact and Mitigation StrategiesHTML Injection Attacks: Impact and Mitigation Strategies
HTML Injection Attacks: Impact and Mitigation Strategies
 
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, AdobeApidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
 
From Event to Action: Accelerate Your Decision Making with Real-Time Automation
From Event to Action: Accelerate Your Decision Making with Real-Time AutomationFrom Event to Action: Accelerate Your Decision Making with Real-Time Automation
From Event to Action: Accelerate Your Decision Making with Real-Time Automation
 
Top 10 Most Downloaded Games on Play Store in 2024
Top 10 Most Downloaded Games on Play Store in 2024Top 10 Most Downloaded Games on Play Store in 2024
Top 10 Most Downloaded Games on Play Store in 2024
 
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost SavingRepurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
Repurposing LNG terminals for Hydrogen Ammonia: Feasibility and Cost Saving
 
A Year of the Servo Reboot: Where Are We Now?
A Year of the Servo Reboot: Where Are We Now?A Year of the Servo Reboot: Where Are We Now?
A Year of the Servo Reboot: Where Are We Now?
 

TRACK E: Memristors: Not Just Memory/ Shahar Kvatinsky

Notes de l'éditeur

  1. Hello, I am Shahar Kvatinsky and I’ve got the difficult assignment of separating you from lunch. I will talk today about logic design with memristors.
  2. Messages:Passive elements, varying resistance – memristance1971 – chua – symmetryChanges due to current or flux1976 – memristive systems – internal state variable – equations (M, ohm)Basically – need to know – memory resistor, hysteresisMemristors are passive elements with varying resistance, also known as a memristance. These devices were conceived theoretically by Prof. Leon Chua in 1971 for symmetry reasons, comparing the three known electronic circuit fundamental elements – the resistor, the capacitor, and the inductor.Changes in the memristance depend upon the history of the device, namely, the total charge which passes through it, or, alternatively, the total flux in the device.The theory of memristors was extended to memristive systems by Chua and Steve Kang in 1976,adding an internal state variable connecting the memristance and the history of the device. The equations define a memristive system, M is the memristance of the memristor, its unit is Ohm, and it is depended in the current and the state variable x.Basically – all you need to understand for this talk is that a memristor is a resistor that changes its resistance according to its current. In other words, it is a resistor with hysteresis in its I-V curve.
  3. Messages – 2008, HPLinear model – equation - RON, ROFFLater we’ll see not practicalIn 2008, Hewlett-Packard announced the fabrication of a working memristor. A linear ion drift model was proposed for describing the behavior of this memristor.The memristance of a linear ion drift memristor is shown here <CLICK>. where ROFF and RON are, respectively, the maximum and minimum resistance of the memristor.We will see later in this talk that this model is not practical for logic.Comment: µv is the average ion mobility, D is the memristor physical thickness, and q(t) is the total charge passing through the memristor. The linear ion drift model is the most commonly used memristor model, although practical memristors exhibit highly non-linear behavior.X = w/D
  4. I will focus on memory and logic in this talkMemristors hold promise for use in diverse applications such as memory, logic, analog circuits, and neuromorphic systems. Different applications require different characteristics from the memristor. Understanding the desired characteristics for different applications can therefore assist device physicists in targeting the required behavior when fabricating memristive devices, potentially optimizing these devices for different applications. In this presentation, the desired characteristics for different applications are discussed from the viewpoint of the electronic circuit design process.
  5. CMOS logic is good, so why bother with memristor logic?First reason – if the memristor-based memory is there, we can do logic in the same price! We can break the conventional Von Neuman architecture to new architecture for calculation inside the memory. It can be done in parallel and in a dynamic manner.Second reason – we can use memristor-based logic as a redundant logic layer for backup or fixing soft errors for example and to save die area – ECC, Die area, etc.And the last reason – it is fun and interesting, after all I am in the academia…
  6. Before we begin with the logic gates themselves, let’s define the polarity of a memristor. The polarity is represented by the thick line in the memristor symbol. When current is getting inside the thick line, the resistance of the memristor is decreased and when current is flowing outside the thick line the resistance is increased.IntoOut of
  7. In this logic family, the memristors are not used as a memory device, but as a computational element and as a variable resistor.This logic family consists two memristors per gate, implementing OR and AND logic gates. The difference between the gates is the polarity of the memristorsMemristor characteristic does not matterInitial state of memristors do not matter
  8. Initial state of memristors does not importantCases 2 and 3 are symmetrical!
  9. Before we begin with the logic gates themselves, let’s define the polarity of a memristor. The polarity is represented by the thick line in the memristor symbol. When current is getting inside the thick line, the resistance of the memristor is decreased and when current is flowing outside the thick line the resistance is increased.IntoOut of
  10. An animation of the process.Important things to note:Command flush – penalty for utilization & powerMultiple units of memory to hold all requestsCache – If we decided to lose it the switch could be made earlier (smaller penalty) but at the cost of more switches
  11. An animation of the process.Important things to note:Command flush – penalty for utilization & powerMultiple units of memory to hold all requestsCache – If we decided to lose it the switch could be made earlier (smaller penalty) but at the cost of more switches
  12. An animation of the process.Important things to note:Command flush – penalty for utilization & powerMultiple units of memory to hold all requestsCache – If we decided to lose it the switch could be made earlier (smaller penalty) but at the cost of more switches
  13. Before we begin with the logic gates themselves, let’s define the polarity of a memristor. The polarity is represented by the thick line in the memristor symbol. When current is getting inside the thick line, the resistance of the memristor is decreased and when current is flowing outside the thick line the resistance is increased.IntoOut of
  14. Before we begin with the logic gates themselves, let’s define the polarity of a memristor. The polarity is represented by the thick line in the memristor symbol. When current is getting inside the thick line, the resistance of the memristor is decreased and when current is flowing outside the thick line the resistance is increased.IntoOut of
  15. Thanks.Now I am ready for questions.