SlideShare une entreprise Scribd logo
1  sur  66
(Processor
 Design)
” (Processor)
“
      “   ”
                  ” CPU“ ” CPU
              (Processor)
                          “      ”

                      ,
          ALU ,
    Control ,
CPU   Intel
CPU   AMD
CPU
Arithmetic &
Logical Unit : ALU ,             Control Unit: CU
 Memory

                              Arithmetic & Logical Unit : ALU

                 Arithmetic                  Logic

                                  Numeric


          Character                                    0-1,     -
    -
                                ALU
                                  ALU
                               Multi-Processor
Control Unit




                                           Bus
Control Bus,Data Bus       Address Bus



   ALU,                ,
                              (Central Processing Unit: CPU)

          Main Memory
CISC              RISC



                     /

                            . . 1990

2                                      CISC : Complex Instruction Set
Computing                                           RISC : Reduces
Instruction Set Computing
CISC : Complex
Instruction Set Computing




              Cycle



                        CISC


                        Pentium 4
RISC : Reduces
       Instruction Set Computing

RISC : Reduces Instruction Set Computing



                Pipeline
                        CISC



              CISC
                                  RISC
RISC
                             RISC



1                        One Instruction per
Cycle
               RISC
           1                        1 Clock Cycle
        pipeline
                         1                          1
RISC
           RISC


1
RISC
                                   RISC

                    Instruction
      Fixed Instruction Length
                                     1
                                          RISC

                                      1 Word
                                         CPU
    RISC              Word     32 Bit        1
Word                               , Operation,
     Operand          ,                  Result
RISC
                          RISC


   
load              store
              RISC
                       Operand
Register                               1
Word                             Operand


                                 2
           load        store         traffic
RISC
                               RISC




                      RISC               2
                Register Register Indirect
Index                 Register  Register

Register            Index


       Operation
CISC
                              CISC
           RISC                             RISC
                                         CISC

                                          RISC
   1              1                           CISC             100
                                           1
    CISC                                      Program         CISC
                                     Processor

Program      CISC                       RISC
            Processor
                                        Processor
                  Processor                            CISC
                                                   RISC
CISC
                                   7           9       RISC
                                                           7
    9                          7                   9
                                                   1
                               9
        Compiler                           9
7                                          7
                   CISC
    5
             7            9                5
                                       4               3
CISC
      CISC (Complex
                                 RISC
                          RISC (Reduce Instruction
Instruction Set Computer)      Set Computer)
               (CISC)                               (RISC)

                   CISC                          RISC

                                                (                128
                          FIX                  , , ,      )
CODE                                              128
                        BIT     2          6                         6
                                BIT
             BIT                               FIX CODE          6
              CISC
                                            1 BIT             6 BIT
          Memory                      Waste Space

                                                          RISC
                                         FIX CODE
Memory
CISC                RISC
      CISC (Complex       RISC (Reduce Instruction
Instruction Set Computer)      Set Computer)
                (CISC)                          (RISC)
1           CISC        Complex   1                      CISC
Instruction       RISC                RISC
              CISC                   LOAD STORE           LOAD
                 Polynomial                   REGISTER
                   CISC                REGISTER
 CLOCK                                      STORE
   RISC                           MEMORY
2                                 Computer
              DECODE                       CPU , REGISTER ,
             CISC                 MEMORY , DISK
                                  2
          CLOCK CYCLE                   FIX-ENCODING
                                     DECODE
                                  3                  RISC
                                  REGISTER
CISC
       CISC (Complex
                                  RISC
                                RISC (Reduce Instruction
Instruction Set Computer)              Set Computer)

                (CISC)                          (RISC)
  CISC                            RISC                   128
    CPU                                CPU
CODE                                     LOAD STORE
Compiler                               MEMORY
                                REGISTER
  CPU         Compiler

Software Support  Hardware                 Compiler
     CPU   Hardware             RISC        RISC

Software
                         CPU    Compiler

Complex Instruction      CISC
CISC           RISC
     1. CISC (Complex Instruction Set Computer)
                              CISC
 -
                 Addressing Mode)                      Instruction
 Type)
 -


 -                     CISC          Addressing Mode
 -

 -
CISC         RISC
2. RISC (Reduce Instruction Set Computer)
                     RISC
-
-
-

-
-
-
-
-
RISC Computer
1.
2.
3.                  1 instruction format
4.                   orthogonal ( Overlap
     instruction   )
5.                   1 Addressing Mode
RISC Computer
6.                              Load and Store Architecture (
              Load     Store
                                               register – to –
   register instruction)
7. Instruction set Architecture (ISA)              data type 2
             integer      floating point
8.                                execute        1 clock cycle
9.                     RISC chip
   Strength       Software
10.                             registers
      Speed    CPU (Speed up)
CISC
              RISC
                           CISC   RISC

CISC
                ,
                    RISC




       CISC    RISC
CISC                   RISC
–

–
                           Overlap)

–                                        Pipelining
    Superscalar
–

                  Fetch)
–                                      Execute)


–                                     Superscalar)
CISC : Motorola
                 MC68000
•



• CPU register

• Memory
CISC : Motorola
         MC68000
Addressing Mode
CISC : Motorola
          MC68000
             MC    Instruction
Formats
RISC : The SPARC
•
          SPARC
•                                    Integer register
    Floating-point register
•      Branch delay                                     (PC)
• Processor state
•
•                             (IR)
•

•                       MMU (Memory Mapping Unit)
RISC : The SPARC
RISC : The SPARC
RISC : The SPARC
                                      SPARC
  Addressing Mode
• register register
• register sign-extended, immediate   -bit
  constant
RISC : The SPARC
             SPARC
Instruction Formats
RISC : The SPARC
                          Address
              (Addressing Modes)
• Immediate Addressing Mode
                                      8           16
                                                            (
  op-code )                       8                     -128 (
  80H )     127 ( 7FH )                            16
                   -32768 ( 8000H )   32767 ( 7FFFH )
                             8         16
  0                      8        255     ( 0FFH )
                      16         65535 ( 0FFFFH )
RISC : The SPARC
                         Address
               (Addressing Modes)
• Register Addressing Mode
• 8088
                     8       16
  1. MOV AX,CX
  2. INC AX
  3. ADD SI,CX
  4. DEC DX
RISC : The SPARC
                            Address
                (Addressing Modes)

• Direct Addressing Mode
              Direct addressing mode          EA
  op-code 8088
  EA

• Register Addressing Mode
              register indirect addressing         EA
                                   BX,                BP
                              register indirect addressing mode
RISC : The SPARC
                           Address
                (Addressing Modes)
• Base Relative Addressing Mode
              base relative addressing mode         EA

           BX                  BP




• Direct Indexed Addressing Mode
              direct indexed addressing mode   EA

           DI     SI
RISC : The SPARC
                            Address
               (Addressing Modes)
• Base Indexed Addressing Mode
             base indexed addressing mode Ea

                                               base
  indexed addressing mode
                2
(Indexed
Addressing)
(Register Indirect Addressing)
(Direct
Addressing)
(Direct
Addressing)




     B
  01010101              B
(Direct
Addressing)




2
               1
         256
(Direct
Addressing)



                            1
              2
Immediate Addressing)
Inherent Addressing)
•


                          1
                 (inherent)
     implied address)




          MOV A
6800




   6800
6800
•                       2
           1
•
    1 86       04 (
    2 04
6800
•
    1 96      00F2 (
    2 F2               A
6502
•                           6502
    MOS Technology)                                    6800
           6502
         6800
                  6502                             8
                             X                Y(        6800
                       16                                SP
                                   8                 9800
           SP          16                                 6502
•                                                  9800

•                            absolute mode)
                6502
    6800
6502
6502
•                                       6502
                    6800
                             6502                4
                                 X      Y

       1.                      (base page indexed
    mode)
                       X
                       256

                255 (FF (                   11111111)
                                             100000001
            8                00000001
6502




                1 B5

2 02       02
       X
6502
                       (pre - indexed
indirect mode)
                 X


          16

                 X
                         64 K

16
6502
•
           1 A1

           2 05                          05
                       X
•                     X    50 (
    50        0055
    0055       0056
                                         64 K
6502
6502
                       (post -
indexed mode)



       16                        Y
6502



    1 B1
    2 05                                07                 Y
                    0007
                           0007   0008
                   16                    0007       0008
                    0150            Y      02
0150 + 02 = 0152
                                                Y
6502
4.                absolute indexed
mode)               6502
                         6800
                        6800     8

         16
6502
    16        8
6502




1 BD
              2 02
       2A08          3 2A
   X
6502
•             (implied mode)


       6502            6800

•


                00FF                0350
              0351
    0400        0050           50
    0051       03
6502
:                      ,
                                                                      MCS-51 .

          : TBS Product, 2547
http://rossukhon.blogspot.com/2007/08/processor-central-processing-unit-cpu.html
http://it.excise.go.th/asr2.htm#top
http://kanokporn-kcom.blogspot.com/2011/11/processor.html
http://www.bcoms.net/hardware/cpu.asp
http://lailao2007.tripod.com/cpu.htm
http://www.sorncomputer.com/index.php?topic=3.0
http://noolek03.exteen.com/20080726/entry?n=y
http://blog-azmeeit.blogspot.com/
http://library.uru.ac.th/webdb/images/RISCCISC.html
052
 062
  064
 090

Contenu connexe

Tendances

Riscv 20160507-patterson
Riscv 20160507-pattersonRiscv 20160507-patterson
Riscv 20160507-pattersonKrste Asanovic
 
Arm Processors Architectures
Arm Processors ArchitecturesArm Processors Architectures
Arm Processors ArchitecturesMohammed Hilal
 
Q4.11: ARM Architecture
Q4.11: ARM ArchitectureQ4.11: ARM Architecture
Q4.11: ARM ArchitectureLinaro
 
Unitii armarchitecture-130305014346-phpapp01
Unitii armarchitecture-130305014346-phpapp01Unitii armarchitecture-130305014346-phpapp01
Unitii armarchitecture-130305014346-phpapp01mannepalli Srinivasulu
 
หน่วยเรียนที่ 1
หน่วยเรียนที่ 1หน่วยเรียนที่ 1
หน่วยเรียนที่ 1kaiwasan
 
C:\Documents And Settings\Fredlin\Desktop\Ic Design\Synthesis200301
C:\Documents And Settings\Fredlin\Desktop\Ic Design\Synthesis200301C:\Documents And Settings\Fredlin\Desktop\Ic Design\Synthesis200301
C:\Documents And Settings\Fredlin\Desktop\Ic Design\Synthesis200301guest77988fe
 
Module 2 ARM CORTEX M3 Instruction Set and Programming
Module 2 ARM CORTEX M3 Instruction Set and ProgrammingModule 2 ARM CORTEX M3 Instruction Set and Programming
Module 2 ARM CORTEX M3 Instruction Set and ProgrammingAmogha Bandrikalli
 
Programming The Arm Microprocessor For Embedded Systems
Programming The Arm Microprocessor For Embedded SystemsProgramming The Arm Microprocessor For Embedded Systems
Programming The Arm Microprocessor For Embedded Systemsjoshparrish13
 
ARM Microcontrollers and Embedded Systems-Module 1_VTU
ARM Microcontrollers and Embedded Systems-Module 1_VTUARM Microcontrollers and Embedded Systems-Module 1_VTU
ARM Microcontrollers and Embedded Systems-Module 1_VTUGirish M
 
Arm architecture overview
Arm architecture overviewArm architecture overview
Arm architecture overviewSunil Thorat
 
Arm corrected ppt
Arm corrected pptArm corrected ppt
Arm corrected pptanish jagan
 
An Enhanced FPGA Based Asynchronous Microprocessor Design Using VIVADO and ISIM
An Enhanced FPGA Based Asynchronous Microprocessor Design Using VIVADO and ISIMAn Enhanced FPGA Based Asynchronous Microprocessor Design Using VIVADO and ISIM
An Enhanced FPGA Based Asynchronous Microprocessor Design Using VIVADO and ISIMjournalBEEI
 

Tendances (20)

Riscv 20160507-patterson
Riscv 20160507-pattersonRiscv 20160507-patterson
Riscv 20160507-patterson
 
Andes RISC-V processor solutions
Andes RISC-V processor solutionsAndes RISC-V processor solutions
Andes RISC-V processor solutions
 
Arm Processors Architectures
Arm Processors ArchitecturesArm Processors Architectures
Arm Processors Architectures
 
Q4.11: ARM Architecture
Q4.11: ARM ArchitectureQ4.11: ARM Architecture
Q4.11: ARM Architecture
 
Unitii armarchitecture-130305014346-phpapp01
Unitii armarchitecture-130305014346-phpapp01Unitii armarchitecture-130305014346-phpapp01
Unitii armarchitecture-130305014346-phpapp01
 
Architecture of tms320 f2812
Architecture of tms320 f2812Architecture of tms320 f2812
Architecture of tms320 f2812
 
หน่วยเรียนที่ 1
หน่วยเรียนที่ 1หน่วยเรียนที่ 1
หน่วยเรียนที่ 1
 
C:\Documents And Settings\Fredlin\Desktop\Ic Design\Synthesis200301
C:\Documents And Settings\Fredlin\Desktop\Ic Design\Synthesis200301C:\Documents And Settings\Fredlin\Desktop\Ic Design\Synthesis200301
C:\Documents And Settings\Fredlin\Desktop\Ic Design\Synthesis200301
 
ARM
ARMARM
ARM
 
Module 2 ARM CORTEX M3 Instruction Set and Programming
Module 2 ARM CORTEX M3 Instruction Set and ProgrammingModule 2 ARM CORTEX M3 Instruction Set and Programming
Module 2 ARM CORTEX M3 Instruction Set and Programming
 
ARM Processor
ARM ProcessorARM Processor
ARM Processor
 
Programming The Arm Microprocessor For Embedded Systems
Programming The Arm Microprocessor For Embedded SystemsProgramming The Arm Microprocessor For Embedded Systems
Programming The Arm Microprocessor For Embedded Systems
 
ARM Architecture
ARM ArchitectureARM Architecture
ARM Architecture
 
Arm architechture
Arm architechtureArm architechture
Arm architechture
 
ARM Microcontrollers and Embedded Systems-Module 1_VTU
ARM Microcontrollers and Embedded Systems-Module 1_VTUARM Microcontrollers and Embedded Systems-Module 1_VTU
ARM Microcontrollers and Embedded Systems-Module 1_VTU
 
Arm architecture overview
Arm architecture overviewArm architecture overview
Arm architecture overview
 
arm-cortex-a8
arm-cortex-a8arm-cortex-a8
arm-cortex-a8
 
Arm corrected ppt
Arm corrected pptArm corrected ppt
Arm corrected ppt
 
An Enhanced FPGA Based Asynchronous Microprocessor Design Using VIVADO and ISIM
An Enhanced FPGA Based Asynchronous Microprocessor Design Using VIVADO and ISIMAn Enhanced FPGA Based Asynchronous Microprocessor Design Using VIVADO and ISIM
An Enhanced FPGA Based Asynchronous Microprocessor Design Using VIVADO and ISIM
 
Tms320F2812 Digital I/0
Tms320F2812 Digital I/0Tms320F2812 Digital I/0
Tms320F2812 Digital I/0
 

Similaire à การออกแบบโปรเซสเซอร์

RISC and CISC Processors
RISC and CISC ProcessorsRISC and CISC Processors
RISC and CISC ProcessorsAdeel Rasheed
 
MIPS Assembly Language I
MIPS Assembly Language IMIPS Assembly Language I
MIPS Assembly Language ILiEdo
 
risc_and_cisc.ppt
risc_and_cisc.pptrisc_and_cisc.ppt
risc_and_cisc.pptRuhul Amin
 
Risc and cisc eugene clewlow
Risc and cisc   eugene clewlowRisc and cisc   eugene clewlow
Risc and cisc eugene clewlowManish Prajapati
 
Risc and cisc eugene clewlow
Risc and cisc   eugene clewlowRisc and cisc   eugene clewlow
Risc and cisc eugene clewlowChaudhary Manzoor
 
Risc and cisc eugene clewlow
Risc and cisc   eugene clewlowRisc and cisc   eugene clewlow
Risc and cisc eugene clewlowkaran saini
 
Question 1. please describe an embedded system in less than 100 word.pdf
Question 1. please describe an embedded system in less than 100 word.pdfQuestion 1. please describe an embedded system in less than 100 word.pdf
Question 1. please describe an embedded system in less than 100 word.pdfarmcomputers
 
what are atleast 2 CISC instructions that are not supported by a RISC.docx
what are atleast 2 CISC instructions that are not supported by a RISC.docxwhat are atleast 2 CISC instructions that are not supported by a RISC.docx
what are atleast 2 CISC instructions that are not supported by a RISC.docxloisj1
 
Esperanto accelerates machine learning with 1000+ low power RISC-V cores on a...
Esperanto accelerates machine learning with 1000+ low power RISC-V cores on a...Esperanto accelerates machine learning with 1000+ low power RISC-V cores on a...
Esperanto accelerates machine learning with 1000+ low power RISC-V cores on a...RISC-V International
 
Necessity of 32-Bit Controllers
Necessity of 32-Bit ControllersNecessity of 32-Bit Controllers
Necessity of 32-Bit Controllersmohanav
 
ARM INTRODUCTION.ppt that hepls to unnderstand arm
ARM INTRODUCTION.ppt that hepls to unnderstand armARM INTRODUCTION.ppt that hepls to unnderstand arm
ARM INTRODUCTION.ppt that hepls to unnderstand armKaranSingh21BEE1163
 
イマドキなNetwork/IO
イマドキなNetwork/IOイマドキなNetwork/IO
イマドキなNetwork/IOTakuya ASADA
 
PIC introduction + mapping
PIC introduction + mappingPIC introduction + mapping
PIC introduction + mappingOsaMa Hasan
 

Similaire à การออกแบบโปรเซสเซอร์ (20)

RISC and CISC Processors
RISC and CISC ProcessorsRISC and CISC Processors
RISC and CISC Processors
 
MIPS Assembly Language I
MIPS Assembly Language IMIPS Assembly Language I
MIPS Assembly Language I
 
risc_and_cisc.ppt
risc_and_cisc.pptrisc_and_cisc.ppt
risc_and_cisc.ppt
 
Risc processors
Risc processorsRisc processors
Risc processors
 
Risc and cisc eugene clewlow
Risc and cisc   eugene clewlowRisc and cisc   eugene clewlow
Risc and cisc eugene clewlow
 
Risc and cisc eugene clewlow
Risc and cisc   eugene clewlowRisc and cisc   eugene clewlow
Risc and cisc eugene clewlow
 
Risc and cisc eugene clewlow
Risc and cisc   eugene clewlowRisc and cisc   eugene clewlow
Risc and cisc eugene clewlow
 
Question 1. please describe an embedded system in less than 100 word.pdf
Question 1. please describe an embedded system in less than 100 word.pdfQuestion 1. please describe an embedded system in less than 100 word.pdf
Question 1. please describe an embedded system in less than 100 word.pdf
 
what are atleast 2 CISC instructions that are not supported by a RISC.docx
what are atleast 2 CISC instructions that are not supported by a RISC.docxwhat are atleast 2 CISC instructions that are not supported by a RISC.docx
what are atleast 2 CISC instructions that are not supported by a RISC.docx
 
Esperanto accelerates machine learning with 1000+ low power RISC-V cores on a...
Esperanto accelerates machine learning with 1000+ low power RISC-V cores on a...Esperanto accelerates machine learning with 1000+ low power RISC-V cores on a...
Esperanto accelerates machine learning with 1000+ low power RISC-V cores on a...
 
R&c
R&cR&c
R&c
 
FPGA @ UPB-BGA
FPGA @ UPB-BGAFPGA @ UPB-BGA
FPGA @ UPB-BGA
 
Getting started with pic microcontrollers
Getting started with pic microcontrollersGetting started with pic microcontrollers
Getting started with pic microcontrollers
 
Necessity of 32-Bit Controllers
Necessity of 32-Bit ControllersNecessity of 32-Bit Controllers
Necessity of 32-Bit Controllers
 
ARM INTRODUCTION.ppt that hepls to unnderstand arm
ARM INTRODUCTION.ppt that hepls to unnderstand armARM INTRODUCTION.ppt that hepls to unnderstand arm
ARM INTRODUCTION.ppt that hepls to unnderstand arm
 
Arm processor
Arm processorArm processor
Arm processor
 
Unit I_MT2301.pdf
Unit I_MT2301.pdfUnit I_MT2301.pdf
Unit I_MT2301.pdf
 
イマドキなNetwork/IO
イマドキなNetwork/IOイマドキなNetwork/IO
イマドキなNetwork/IO
 
RISC AND CISC.pptx
RISC AND CISC.pptxRISC AND CISC.pptx
RISC AND CISC.pptx
 
PIC introduction + mapping
PIC introduction + mappingPIC introduction + mapping
PIC introduction + mapping
 

การออกแบบโปรเซสเซอร์

  • 2. ” (Processor) “ “ ” ” CPU“ ” CPU (Processor) “ ” , ALU , Control ,
  • 3. CPU Intel
  • 4. CPU AMD
  • 5. CPU
  • 6.
  • 7. Arithmetic & Logical Unit : ALU , Control Unit: CU Memory Arithmetic & Logical Unit : ALU Arithmetic Logic Numeric Character 0-1, - - ALU ALU Multi-Processor
  • 8. Control Unit Bus Control Bus,Data Bus Address Bus ALU, , (Central Processing Unit: CPU) Main Memory
  • 9. CISC RISC / . . 1990 2 CISC : Complex Instruction Set Computing RISC : Reduces Instruction Set Computing
  • 10. CISC : Complex Instruction Set Computing Cycle CISC Pentium 4
  • 11. RISC : Reduces Instruction Set Computing RISC : Reduces Instruction Set Computing Pipeline CISC CISC RISC
  • 12. RISC RISC 1 One Instruction per Cycle RISC 1 1 Clock Cycle pipeline 1 1
  • 13. RISC RISC 1
  • 14. RISC RISC  Instruction Fixed Instruction Length 1 RISC 1 Word CPU RISC Word 32 Bit 1 Word , Operation, Operand , Result
  • 15. RISC RISC  load store RISC Operand Register 1 Word Operand 2 load store traffic
  • 16. RISC RISC  RISC 2 Register Register Indirect Index Register Register Register Index  Operation
  • 17. CISC CISC RISC RISC CISC RISC 1 1 CISC 100 1 CISC Program CISC Processor Program CISC RISC Processor Processor Processor CISC RISC
  • 18. CISC 7 9 RISC 7 9 7 9 1 9 Compiler 9 7 7 CISC 5 7 9 5 4 3
  • 19. CISC CISC (Complex RISC RISC (Reduce Instruction Instruction Set Computer) Set Computer) (CISC) (RISC) CISC RISC ( 128 FIX , , , ) CODE 128 BIT 2 6 6 BIT BIT FIX CODE 6 CISC 1 BIT 6 BIT Memory Waste Space RISC FIX CODE Memory
  • 20. CISC RISC CISC (Complex RISC (Reduce Instruction Instruction Set Computer) Set Computer) (CISC) (RISC) 1 CISC Complex 1 CISC Instruction RISC RISC CISC LOAD STORE LOAD Polynomial REGISTER CISC REGISTER CLOCK STORE RISC MEMORY 2 Computer DECODE CPU , REGISTER , CISC MEMORY , DISK 2 CLOCK CYCLE FIX-ENCODING DECODE 3 RISC REGISTER
  • 21. CISC CISC (Complex RISC RISC (Reduce Instruction Instruction Set Computer) Set Computer) (CISC) (RISC) CISC RISC 128 CPU CPU CODE LOAD STORE Compiler MEMORY REGISTER CPU Compiler Software Support Hardware Compiler CPU Hardware RISC RISC Software CPU Compiler Complex Instruction CISC
  • 22. CISC RISC 1. CISC (Complex Instruction Set Computer) CISC - Addressing Mode) Instruction Type) - - CISC Addressing Mode - -
  • 23. CISC RISC 2. RISC (Reduce Instruction Set Computer) RISC - - - - - - - -
  • 24. RISC Computer 1. 2. 3. 1 instruction format 4. orthogonal ( Overlap instruction ) 5. 1 Addressing Mode
  • 25. RISC Computer 6. Load and Store Architecture ( Load Store register – to – register instruction) 7. Instruction set Architecture (ISA) data type 2 integer floating point 8. execute 1 clock cycle 9. RISC chip Strength Software 10. registers Speed CPU (Speed up)
  • 26. CISC RISC CISC RISC CISC , RISC CISC RISC
  • 27. CISC RISC – – Overlap) – Pipelining Superscalar – Fetch) – Execute) – Superscalar)
  • 28. CISC : Motorola MC68000 • • CPU register • Memory
  • 29. CISC : Motorola MC68000 Addressing Mode
  • 30. CISC : Motorola MC68000 MC Instruction Formats
  • 31. RISC : The SPARC • SPARC • Integer register Floating-point register • Branch delay (PC) • Processor state • • (IR) • • MMU (Memory Mapping Unit)
  • 32. RISC : The SPARC
  • 33. RISC : The SPARC
  • 34. RISC : The SPARC SPARC Addressing Mode • register register • register sign-extended, immediate -bit constant
  • 35. RISC : The SPARC SPARC Instruction Formats
  • 36. RISC : The SPARC Address (Addressing Modes) • Immediate Addressing Mode 8 16 ( op-code ) 8 -128 ( 80H ) 127 ( 7FH ) 16 -32768 ( 8000H ) 32767 ( 7FFFH ) 8 16 0 8 255 ( 0FFH ) 16 65535 ( 0FFFFH )
  • 37. RISC : The SPARC Address (Addressing Modes) • Register Addressing Mode • 8088 8 16 1. MOV AX,CX 2. INC AX 3. ADD SI,CX 4. DEC DX
  • 38. RISC : The SPARC Address (Addressing Modes) • Direct Addressing Mode Direct addressing mode EA op-code 8088 EA • Register Addressing Mode register indirect addressing EA BX, BP register indirect addressing mode
  • 39. RISC : The SPARC Address (Addressing Modes) • Base Relative Addressing Mode base relative addressing mode EA BX BP • Direct Indexed Addressing Mode direct indexed addressing mode EA DI SI
  • 40. RISC : The SPARC Address (Addressing Modes) • Base Indexed Addressing Mode base indexed addressing mode Ea base indexed addressing mode 2
  • 44. (Direct Addressing) B 01010101 B
  • 48. Inherent Addressing) • 1 (inherent) implied address) MOV A
  • 49. 6800 6800
  • 50. 6800 • 2 1 • 1 86 04 ( 2 04
  • 51. 6800 • 1 96 00F2 ( 2 F2 A
  • 52. 6502 • 6502 MOS Technology) 6800 6502 6800 6502 8 X Y( 6800 16 SP 8 9800 SP 16 6502 • 9800 • absolute mode) 6502 6800
  • 53. 6502
  • 54. 6502 • 6502 6800 6502 4 X Y 1. (base page indexed mode) X 256 255 (FF ( 11111111) 100000001 8 00000001
  • 55. 6502 1 B5 2 02 02 X
  • 56. 6502 (pre - indexed indirect mode) X 16 X 64 K 16
  • 57. 6502 • 1 A1 2 05 05 X • X 50 ( 50 0055 0055 0056 64 K
  • 58. 6502
  • 59. 6502 (post - indexed mode) 16 Y
  • 60. 6502 1 B1 2 05 07 Y 0007 0007 0008 16 0007 0008 0150 Y 02 0150 + 02 = 0152 Y
  • 61. 6502 4. absolute indexed mode) 6502 6800 6800 8 16 6502 16 8
  • 62. 6502 1 BD 2 02 2A08 3 2A X
  • 63. 6502 • (implied mode) 6502 6800 • 00FF 0350 0351 0400 0050 50 0051 03
  • 64. 6502
  • 65. : , MCS-51 . : TBS Product, 2547 http://rossukhon.blogspot.com/2007/08/processor-central-processing-unit-cpu.html http://it.excise.go.th/asr2.htm#top http://kanokporn-kcom.blogspot.com/2011/11/processor.html http://www.bcoms.net/hardware/cpu.asp http://lailao2007.tripod.com/cpu.htm http://www.sorncomputer.com/index.php?topic=3.0 http://noolek03.exteen.com/20080726/entry?n=y http://blog-azmeeit.blogspot.com/ http://library.uru.ac.th/webdb/images/RISCCISC.html
  • 66. 052 062 064 090