7. Arithmetic &
Logical Unit : ALU , Control Unit: CU
Memory
Arithmetic & Logical Unit : ALU
Arithmetic Logic
Numeric
Character 0-1, -
-
ALU
ALU
Multi-Processor
8. Control Unit
Bus
Control Bus,Data Bus Address Bus
ALU, ,
(Central Processing Unit: CPU)
Main Memory
9. CISC RISC
/
. . 1990
2 CISC : Complex Instruction Set
Computing RISC : Reduces
Instruction Set Computing
19. CISC
CISC (Complex
RISC
RISC (Reduce Instruction
Instruction Set Computer) Set Computer)
(CISC) (RISC)
CISC RISC
( 128
FIX , , , )
CODE 128
BIT 2 6 6
BIT
BIT FIX CODE 6
CISC
1 BIT 6 BIT
Memory Waste Space
RISC
FIX CODE
Memory
20. CISC RISC
CISC (Complex RISC (Reduce Instruction
Instruction Set Computer) Set Computer)
(CISC) (RISC)
1 CISC Complex 1 CISC
Instruction RISC RISC
CISC LOAD STORE LOAD
Polynomial REGISTER
CISC REGISTER
CLOCK STORE
RISC MEMORY
2 Computer
DECODE CPU , REGISTER ,
CISC MEMORY , DISK
2
CLOCK CYCLE FIX-ENCODING
DECODE
3 RISC
REGISTER
21. CISC
CISC (Complex
RISC
RISC (Reduce Instruction
Instruction Set Computer) Set Computer)
(CISC) (RISC)
CISC RISC 128
CPU CPU
CODE LOAD STORE
Compiler MEMORY
REGISTER
CPU Compiler
Software Support Hardware Compiler
CPU Hardware RISC RISC
Software
CPU Compiler
Complex Instruction CISC
25. RISC Computer
6. Load and Store Architecture (
Load Store
register – to –
register instruction)
7. Instruction set Architecture (ISA) data type 2
integer floating point
8. execute 1 clock cycle
9. RISC chip
Strength Software
10. registers
Speed CPU (Speed up)
38. RISC : The SPARC
Address
(Addressing Modes)
• Direct Addressing Mode
Direct addressing mode EA
op-code 8088
EA
• Register Addressing Mode
register indirect addressing EA
BX, BP
register indirect addressing mode
39. RISC : The SPARC
Address
(Addressing Modes)
• Base Relative Addressing Mode
base relative addressing mode EA
BX BP
• Direct Indexed Addressing Mode
direct indexed addressing mode EA
DI SI
40. RISC : The SPARC
Address
(Addressing Modes)
• Base Indexed Addressing Mode
base indexed addressing mode Ea
base
indexed addressing mode
2