SlideShare une entreprise Scribd logo
1  sur  27
NAME - OMPRAKASH SAHU
ROLL NO. – 301602818312
BRANCH – ET&T 6TH SEM.
SUBJECT – VLSI DESIGN
Omprakash sahu /ET&T/ 6th sem / GEC Raipur.
1
6
Cutaway view of one type of fixed-function IC package showing the chip mounted inside, with
connection to input an output pins.
FIXED-FUNCTION INTEGRATED
CIRCUITS
2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur.
2
INTRODUCTIO
N
2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur.
3
• In fixed function devices a specific logic
function is contained in the IC package when it
is purchased and it can never be changed.
• Another category of logic device is one in
which the logic function is programmed by
user and, in some cases, can be
reprogrammed many times.
• These devices are called programmable logic
devices or PLDs.
INTRODUCTION PLDS
2/7/2020
Omprakash sahu /ET&T/ 6th sem / GEC Raipur.
4
• Programmable logic devices (PLD) refers to integrated circuits
which can be programmed to implement any digital system.
PLDs were introduced in 1970s with the idea to design a
single purpose chip which can be programmed to meet
particular hardware requirements.
• PLDs are semiconductor devices that can be programmed to
obtain required logic device. Because of the advantage of re-
programmability, they have replaced special purpose logic
devices like Logic gates, flip-flops, counters and multiplexers
in many semicustom applications. It reduces design time and
thus reduces time for the product to reach the market. It
consists of arrays of AND and OR gates, which can be
programmed to realize required logic function.
BASI
C
IDE
A 2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur.
5
Advantages of using PLDs
- Advantages of using PLDs are less board
space, faster
- lower power requirements (i.e., smaller
power supplies)
- less costly assembly processes, higher
reliability (fewer ICs and circuit connections
means easier troubleshooting)
- availability of design software.
2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur.
6
TYPE OF PLDS
2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur.
7
• The three major types of programmable logic
are :-
1) SPLD (Simple Programmable Logic devices)
2) CPLD (Complex Programmable Logic Devices)
and
3) FPGA (Field Programmable Gate Array).
SPLDS
2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur.
8
• The least complex form of PLDs.
• Can typically replaced several fixed function SSI
or MSI devices and their connections.
• A typical package has 24 to 28 pins.
• A few categories of SPLD are listed below:-
- PAL (Programmable Array Logic)
- GAL (Generic Array Logic)
- PLA (Programmable Logic Array)
- PROM (Programmable Read-Only Memory)
SPLD
 SPLD ATF16V8B Family IC
2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur.
9
CPLDS
2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur.
10
• Much higher capacity than SPLDs, permitting
more complex logic circuits to be programmed
into them.
• A typical CPLD is the equivalent of from 2 to
64 SPLDs and come in 44 pins to 160 pin
packages depending on the complexity.
• There are several forms of CPLD, which vary in
complexity and programming capability.
14
Typical CPLD packages.
CPLDs are made using 2 to 64 SPLDs
2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur.
11
FAMILIES-OF-CPLD
2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur.
12
20
GENERALIZED PLD
2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur.
13
A generic PLD for implementing SOP functions has:
Inverter/buffer
array for inputs
AND array OR array
PROGRAMMABLE LOGIC
DEVICES (PLDS)
2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur.
14
Programmable
AND array
Fixed
ORarrayconnections OutputsInputs
Programmable
Programmable array logic (PAL) device
Programmable
AND array
Programmable
OR arrayconnections OutputsInputs
Programmable Programmable
connections
All use AND-OR structure- differ in which is programmable
Programmable logic array (PLA)
PROGRAMMABLE LOGIC ARRAY (PLA)
2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur.
15
• A programmable logic array (PLA) is a kind of programmable logic
device used to implement combinational logic circuits. The PLA has a
set of programmable AND gate planes, which link to a set of
programmable OR gate planes, which can then be conditionally
complemented to produce an output.
• AND array and OR array
are programmable
• XOR is available to complement
an output if needed
• Example:
• 3 inputs/2 outputs
• F1 = A B’ + A C + A’ BC’
• F2 = (AC + BC)’
 BLOCK DIAGRAM
 Programmable logic array
2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur.
16
Programmable
AND array
Programmable
OR arrayconnections OutputsInputs
Programmable Programmable
connections
Programmable logic array (PLA)
PLA/GAL
2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur.
17
PROGRAMMABLE ARRAY LOGIC (PAL)
2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur.
18
• Programmable Array Logic (PAL) is a family of programmable logic
device semiconductors used to implement logic functions in digital
circuits introduced by Monolithic Memories, Inc MMI obtained a
registered trademark on the term PAL for use in "Programmable
Semiconductor Logic Circuits".
• Fixed OR array and
programmable AND array
• Opposite of ROM!
• Example:
• 4 inputs/4 outputs with
fixed 3- input OR gates
• W = A B C’ + A’ B’ C D’
 BLOCK DIAGRAM
 Programmable Array Logic
2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur.
19
Programmable
AND array
Fixed
ORarrayconnections OutputsInputs
Programmable
Programmable array logic (PAL) device
29
PAL
2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur.
20
CE16V3H-25 IC.
FPGA
2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur.
21
Introduction:- The full form of FPGA is “Field Programmable Gate
Array”. It contains ten thousand to more than a million logic gates
with programmable interconnection. Programmable interconnections
are available for users or designers to perform given functions easily.
• Have the greatest logic capacity.
• Consist of an array of anywhere from 64 to thousands of logic
gates groups that are sometimes called logic blocks.
• Two basics classes of FPGA are course grained
and fine grained.
• FPGAs come in packages ranging up to 1000 pins or more.
FIELD PROGRAMMABLE GATE
ARRAY (FPGA)
2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur.
22
• Xilinx FPGAs
• Configurable Logic Block
(CLB)
• Programmable logic
and FFs
• Programmable
Interconnects
• Switch Matrices
• Horizontal/vertical
lines
• I/O Block (IOB)
• Programmable I/O pins
FIELD PROGRAMMABLE GATE
ARRAYS
2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur.
23
– a programmable device using more complex cells
FPGA IC
2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur.
24
SPECIAL FPGA FUNCTIONS
2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur.
25
• Internal SRAM
• Embedded Multipliers
and DSP blocks
• Embedded logic analyzer
• Embedded CPUs
• High speed I/O (~10GHz)
• DDR/DDRII/DDRIII SDRAM
interfaces
• PLLs
17
PLD programmer – this piece of hardware might
contain a universal socket that could hold various
types of PLD’s. The PLD software produces a JEDEC
file which is downloaded into the programmer. The
programmer can typically program, copy,
Computer with PLD
programming software
JEDEC file
downloaded
PLD Programmer
PLD inserted
into socket
2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur.
26
2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur.
27

Contenu connexe

Tendances

UNIT II –8085 MICROPROCESSOR AND 8051 MICROCONTROLLER---ME6702– MECHATRONICS
UNIT II –8085 MICROPROCESSOR AND 8051 MICROCONTROLLER---ME6702– MECHATRONICS UNIT II –8085 MICROPROCESSOR AND 8051 MICROCONTROLLER---ME6702– MECHATRONICS
UNIT II –8085 MICROPROCESSOR AND 8051 MICROCONTROLLER---ME6702– MECHATRONICS Mohanumar S
 
Unit 3-PROGRAMMABLE PERIPHERAL INTERFACE-ME6702– MECHATRONICS
Unit 3-PROGRAMMABLE PERIPHERAL INTERFACE-ME6702– MECHATRONICS Unit 3-PROGRAMMABLE PERIPHERAL INTERFACE-ME6702– MECHATRONICS
Unit 3-PROGRAMMABLE PERIPHERAL INTERFACE-ME6702– MECHATRONICS Mohanumar S
 
introduction to embedded systems part 2
introduction to embedded systems part 2introduction to embedded systems part 2
introduction to embedded systems part 2Hatem Abd El-Salam
 
Unit 4-PROGRAMMABLE LOGIC INTERFACE-ME6702– MECHATRONICS
Unit 4-PROGRAMMABLE LOGIC INTERFACE-ME6702– MECHATRONICS Unit 4-PROGRAMMABLE LOGIC INTERFACE-ME6702– MECHATRONICS
Unit 4-PROGRAMMABLE LOGIC INTERFACE-ME6702– MECHATRONICS Mohanumar S
 
SOC Peripheral Components & SOC Tools
SOC Peripheral Components & SOC ToolsSOC Peripheral Components & SOC Tools
SOC Peripheral Components & SOC ToolsA B Shinde
 
ATmega32-AVR microcontrollers-Part I
ATmega32-AVR microcontrollers-Part IATmega32-AVR microcontrollers-Part I
ATmega32-AVR microcontrollers-Part IVineethMP2
 
CISC & RISC ARCHITECTURES
CISC & RISC ARCHITECTURESCISC & RISC ARCHITECTURES
CISC & RISC ARCHITECTURESDr.YNM
 
MICROPROCESSOR VS MICROCONTROLLER
MICROPROCESSOR VS MICROCONTROLLERMICROPROCESSOR VS MICROCONTROLLER
MICROPROCESSOR VS MICROCONTROLLERAshutoshTiwari292
 
Microprocessors basics
Microprocessors basicsMicroprocessors basics
Microprocessors basicsDr.YNM
 
Microprocessor and Application (8085)
Microprocessor and Application (8085)Microprocessor and Application (8085)
Microprocessor and Application (8085)ufaq kk
 
20838382 microprocessor-8085-notes
20838382 microprocessor-8085-notes20838382 microprocessor-8085-notes
20838382 microprocessor-8085-notesManikanteswar Madala
 
comparison between Microprocessor-Microcontroller
comparison between Microprocessor-Microcontrollercomparison between Microprocessor-Microcontroller
comparison between Microprocessor-MicrocontrollerDabbaru Murali
 
Micro controller
Micro controllerMicro controller
Micro controllerDevi Prasad
 

Tendances (20)

UNIT II –8085 MICROPROCESSOR AND 8051 MICROCONTROLLER---ME6702– MECHATRONICS
UNIT II –8085 MICROPROCESSOR AND 8051 MICROCONTROLLER---ME6702– MECHATRONICS UNIT II –8085 MICROPROCESSOR AND 8051 MICROCONTROLLER---ME6702– MECHATRONICS
UNIT II –8085 MICROPROCESSOR AND 8051 MICROCONTROLLER---ME6702– MECHATRONICS
 
Unit 1 MPMC
Unit 1 MPMCUnit 1 MPMC
Unit 1 MPMC
 
Unit 3-PROGRAMMABLE PERIPHERAL INTERFACE-ME6702– MECHATRONICS
Unit 3-PROGRAMMABLE PERIPHERAL INTERFACE-ME6702– MECHATRONICS Unit 3-PROGRAMMABLE PERIPHERAL INTERFACE-ME6702– MECHATRONICS
Unit 3-PROGRAMMABLE PERIPHERAL INTERFACE-ME6702– MECHATRONICS
 
introduction to embedded systems part 2
introduction to embedded systems part 2introduction to embedded systems part 2
introduction to embedded systems part 2
 
Profibus
ProfibusProfibus
Profibus
 
Communication Protocols
Communication ProtocolsCommunication Protocols
Communication Protocols
 
Unit 4-PROGRAMMABLE LOGIC INTERFACE-ME6702– MECHATRONICS
Unit 4-PROGRAMMABLE LOGIC INTERFACE-ME6702– MECHATRONICS Unit 4-PROGRAMMABLE LOGIC INTERFACE-ME6702– MECHATRONICS
Unit 4-PROGRAMMABLE LOGIC INTERFACE-ME6702– MECHATRONICS
 
micro controller
micro controllermicro controller
micro controller
 
SOC Peripheral Components & SOC Tools
SOC Peripheral Components & SOC ToolsSOC Peripheral Components & SOC Tools
SOC Peripheral Components & SOC Tools
 
ATmega32-AVR microcontrollers-Part I
ATmega32-AVR microcontrollers-Part IATmega32-AVR microcontrollers-Part I
ATmega32-AVR microcontrollers-Part I
 
2.instrumentation ii
2.instrumentation ii2.instrumentation ii
2.instrumentation ii
 
CISC & RISC ARCHITECTURES
CISC & RISC ARCHITECTURESCISC & RISC ARCHITECTURES
CISC & RISC ARCHITECTURES
 
MICROPROCESSOR VS MICROCONTROLLER
MICROPROCESSOR VS MICROCONTROLLERMICROPROCESSOR VS MICROCONTROLLER
MICROPROCESSOR VS MICROCONTROLLER
 
Microprocessors basics
Microprocessors basicsMicroprocessors basics
Microprocessors basics
 
Microprocessor and Application (8085)
Microprocessor and Application (8085)Microprocessor and Application (8085)
Microprocessor and Application (8085)
 
Unit 4
Unit 4Unit 4
Unit 4
 
20838382 microprocessor-8085-notes
20838382 microprocessor-8085-notes20838382 microprocessor-8085-notes
20838382 microprocessor-8085-notes
 
comparison between Microprocessor-Microcontroller
comparison between Microprocessor-Microcontrollercomparison between Microprocessor-Microcontroller
comparison between Microprocessor-Microcontroller
 
Embedded systemsc
Embedded systemscEmbedded systemsc
Embedded systemsc
 
Micro controller
Micro controllerMicro controller
Micro controller
 

Similaire à VLSI PLDS pla, pal

Similaire à VLSI PLDS pla, pal (20)

1. FPGA architectures.pdf
1. FPGA architectures.pdf1. FPGA architectures.pdf
1. FPGA architectures.pdf
 
Fundamentals of FPGA
Fundamentals of FPGAFundamentals of FPGA
Fundamentals of FPGA
 
Fpg as 11 body
Fpg as 11 bodyFpg as 11 body
Fpg as 11 body
 
Dr.D.RUKMANIDEVI PPT.ppt
Dr.D.RUKMANIDEVI PPT.pptDr.D.RUKMANIDEVI PPT.ppt
Dr.D.RUKMANIDEVI PPT.ppt
 
System designing and modelling using fpga
System designing and modelling using fpgaSystem designing and modelling using fpga
System designing and modelling using fpga
 
Programmable Hardware - An Overview
Programmable Hardware - An OverviewProgrammable Hardware - An Overview
Programmable Hardware - An Overview
 
Cpld and fpga mod vi
Cpld and fpga   mod viCpld and fpga   mod vi
Cpld and fpga mod vi
 
FPGA
FPGAFPGA
FPGA
 
Field programable gate array
Field programable gate arrayField programable gate array
Field programable gate array
 
L12 programmable+logic+devices+(pld)
L12 programmable+logic+devices+(pld)L12 programmable+logic+devices+(pld)
L12 programmable+logic+devices+(pld)
 
FIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONS
FIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONSFIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONS
FIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONS
 
L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).ppt
L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).pptL12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).ppt
L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).ppt
 
Fpga 03-cpld-and-fpga
Fpga 03-cpld-and-fpgaFpga 03-cpld-and-fpga
Fpga 03-cpld-and-fpga
 
module7.pptx
module7.pptxmodule7.pptx
module7.pptx
 
Programable logic devices (1)
Programable logic devices (1)Programable logic devices (1)
Programable logic devices (1)
 
FPGA In a Nutshell
FPGA In a NutshellFPGA In a Nutshell
FPGA In a Nutshell
 
Cpld fpga
Cpld fpgaCpld fpga
Cpld fpga
 
Chapter 4
Chapter 4Chapter 4
Chapter 4
 
Pld dp
Pld dpPld dp
Pld dp
 
CPLD & FPGA
CPLD & FPGACPLD & FPGA
CPLD & FPGA
 

Plus de Government Engineering College, Raipur (9)

Blood bank project8 sem
Blood bank project8 semBlood bank project8 sem
Blood bank project8 sem
 
CSPTCL DANGANIYA RAIPUR (C.G.)
CSPTCL   DANGANIYA RAIPUR (C.G.)CSPTCL   DANGANIYA RAIPUR (C.G.)
CSPTCL DANGANIYA RAIPUR (C.G.)
 
Solar Panel op sahu rkr govt poly
Solar Panel op sahu rkr govt poly Solar Panel op sahu rkr govt poly
Solar Panel op sahu rkr govt poly
 
Autacoid drug prsu raipur
Autacoid drug prsu raipurAutacoid drug prsu raipur
Autacoid drug prsu raipur
 
water level indicator with alerm
 water level indicator with alerm water level indicator with alerm
water level indicator with alerm
 
opsahu advanced communication lab 6 sem.file r.k.r govt poly janjgir
opsahu advanced communication lab 6 sem.file r.k.r govt poly janjgiropsahu advanced communication lab 6 sem.file r.k.r govt poly janjgir
opsahu advanced communication lab 6 sem.file r.k.r govt poly janjgir
 
opsahu doordarshan kendra training raipur r.k.r govt poly
opsahu doordarshan kendra training raipur r.k.r govt polyopsahu doordarshan kendra training raipur r.k.r govt poly
opsahu doordarshan kendra training raipur r.k.r govt poly
 
opsahu cnc machine r.k.r. govt poly janjgir
opsahu cnc machine r.k.r. govt poly janjgiropsahu cnc machine r.k.r. govt poly janjgir
opsahu cnc machine r.k.r. govt poly janjgir
 
op sahu csvtu project frant page tital
  op sahu csvtu project frant page tital   op sahu csvtu project frant page tital
op sahu csvtu project frant page tital
 

Dernier

"Lesotho Leaps Forward: A Chronicle of Transformative Developments"
"Lesotho Leaps Forward: A Chronicle of Transformative Developments""Lesotho Leaps Forward: A Chronicle of Transformative Developments"
"Lesotho Leaps Forward: A Chronicle of Transformative Developments"mphochane1998
 
Unleashing the Power of the SORA AI lastest leap
Unleashing the Power of the SORA AI lastest leapUnleashing the Power of the SORA AI lastest leap
Unleashing the Power of the SORA AI lastest leapRishantSharmaFr
 
Introduction to Serverless with AWS Lambda
Introduction to Serverless with AWS LambdaIntroduction to Serverless with AWS Lambda
Introduction to Serverless with AWS LambdaOmar Fathy
 
Verification of thevenin's theorem for BEEE Lab (1).pptx
Verification of thevenin's theorem for BEEE Lab (1).pptxVerification of thevenin's theorem for BEEE Lab (1).pptx
Verification of thevenin's theorem for BEEE Lab (1).pptxchumtiyababu
 
A Study of Urban Area Plan for Pabna Municipality
A Study of Urban Area Plan for Pabna MunicipalityA Study of Urban Area Plan for Pabna Municipality
A Study of Urban Area Plan for Pabna MunicipalityMorshed Ahmed Rahath
 
Hostel management system project report..pdf
Hostel management system project report..pdfHostel management system project report..pdf
Hostel management system project report..pdfKamal Acharya
 
Online electricity billing project report..pdf
Online electricity billing project report..pdfOnline electricity billing project report..pdf
Online electricity billing project report..pdfKamal Acharya
 
A CASE STUDY ON CERAMIC INDUSTRY OF BANGLADESH.pptx
A CASE STUDY ON CERAMIC INDUSTRY OF BANGLADESH.pptxA CASE STUDY ON CERAMIC INDUSTRY OF BANGLADESH.pptx
A CASE STUDY ON CERAMIC INDUSTRY OF BANGLADESH.pptxmaisarahman1
 
Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...
Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...
Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...Call Girls Mumbai
 
Standard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power PlayStandard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power PlayEpec Engineered Technologies
 
Engineering Drawing focus on projection of planes
Engineering Drawing focus on projection of planesEngineering Drawing focus on projection of planes
Engineering Drawing focus on projection of planesRAJNEESHKUMAR341697
 
NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...
NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...
NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...Amil baba
 
PE 459 LECTURE 2- natural gas basic concepts and properties
PE 459 LECTURE 2- natural gas basic concepts and propertiesPE 459 LECTURE 2- natural gas basic concepts and properties
PE 459 LECTURE 2- natural gas basic concepts and propertiessarkmank1
 
Work-Permit-Receiver-in-Saudi-Aramco.pptx
Work-Permit-Receiver-in-Saudi-Aramco.pptxWork-Permit-Receiver-in-Saudi-Aramco.pptx
Work-Permit-Receiver-in-Saudi-Aramco.pptxJuliansyahHarahap1
 
DeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakesDeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakesMayuraD1
 
Design For Accessibility: Getting it right from the start
Design For Accessibility: Getting it right from the startDesign For Accessibility: Getting it right from the start
Design For Accessibility: Getting it right from the startQuintin Balsdon
 
Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...
Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...
Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...drmkjayanthikannan
 
COST-EFFETIVE and Energy Efficient BUILDINGS ptx
COST-EFFETIVE  and Energy Efficient BUILDINGS ptxCOST-EFFETIVE  and Energy Efficient BUILDINGS ptx
COST-EFFETIVE and Energy Efficient BUILDINGS ptxJIT KUMAR GUPTA
 

Dernier (20)

"Lesotho Leaps Forward: A Chronicle of Transformative Developments"
"Lesotho Leaps Forward: A Chronicle of Transformative Developments""Lesotho Leaps Forward: A Chronicle of Transformative Developments"
"Lesotho Leaps Forward: A Chronicle of Transformative Developments"
 
FEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced Loads
FEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced LoadsFEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced Loads
FEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced Loads
 
Unleashing the Power of the SORA AI lastest leap
Unleashing the Power of the SORA AI lastest leapUnleashing the Power of the SORA AI lastest leap
Unleashing the Power of the SORA AI lastest leap
 
Introduction to Serverless with AWS Lambda
Introduction to Serverless with AWS LambdaIntroduction to Serverless with AWS Lambda
Introduction to Serverless with AWS Lambda
 
Verification of thevenin's theorem for BEEE Lab (1).pptx
Verification of thevenin's theorem for BEEE Lab (1).pptxVerification of thevenin's theorem for BEEE Lab (1).pptx
Verification of thevenin's theorem for BEEE Lab (1).pptx
 
Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
 
A Study of Urban Area Plan for Pabna Municipality
A Study of Urban Area Plan for Pabna MunicipalityA Study of Urban Area Plan for Pabna Municipality
A Study of Urban Area Plan for Pabna Municipality
 
Hostel management system project report..pdf
Hostel management system project report..pdfHostel management system project report..pdf
Hostel management system project report..pdf
 
Online electricity billing project report..pdf
Online electricity billing project report..pdfOnline electricity billing project report..pdf
Online electricity billing project report..pdf
 
A CASE STUDY ON CERAMIC INDUSTRY OF BANGLADESH.pptx
A CASE STUDY ON CERAMIC INDUSTRY OF BANGLADESH.pptxA CASE STUDY ON CERAMIC INDUSTRY OF BANGLADESH.pptx
A CASE STUDY ON CERAMIC INDUSTRY OF BANGLADESH.pptx
 
Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...
Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...
Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...
 
Standard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power PlayStandard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power Play
 
Engineering Drawing focus on projection of planes
Engineering Drawing focus on projection of planesEngineering Drawing focus on projection of planes
Engineering Drawing focus on projection of planes
 
NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...
NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...
NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...
 
PE 459 LECTURE 2- natural gas basic concepts and properties
PE 459 LECTURE 2- natural gas basic concepts and propertiesPE 459 LECTURE 2- natural gas basic concepts and properties
PE 459 LECTURE 2- natural gas basic concepts and properties
 
Work-Permit-Receiver-in-Saudi-Aramco.pptx
Work-Permit-Receiver-in-Saudi-Aramco.pptxWork-Permit-Receiver-in-Saudi-Aramco.pptx
Work-Permit-Receiver-in-Saudi-Aramco.pptx
 
DeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakesDeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakes
 
Design For Accessibility: Getting it right from the start
Design For Accessibility: Getting it right from the startDesign For Accessibility: Getting it right from the start
Design For Accessibility: Getting it right from the start
 
Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...
Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...
Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...
 
COST-EFFETIVE and Energy Efficient BUILDINGS ptx
COST-EFFETIVE  and Energy Efficient BUILDINGS ptxCOST-EFFETIVE  and Energy Efficient BUILDINGS ptx
COST-EFFETIVE and Energy Efficient BUILDINGS ptx
 

VLSI PLDS pla, pal

  • 1. NAME - OMPRAKASH SAHU ROLL NO. – 301602818312 BRANCH – ET&T 6TH SEM. SUBJECT – VLSI DESIGN Omprakash sahu /ET&T/ 6th sem / GEC Raipur. 1
  • 2. 6 Cutaway view of one type of fixed-function IC package showing the chip mounted inside, with connection to input an output pins. FIXED-FUNCTION INTEGRATED CIRCUITS 2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur. 2
  • 3. INTRODUCTIO N 2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur. 3 • In fixed function devices a specific logic function is contained in the IC package when it is purchased and it can never be changed. • Another category of logic device is one in which the logic function is programmed by user and, in some cases, can be reprogrammed many times. • These devices are called programmable logic devices or PLDs.
  • 4. INTRODUCTION PLDS 2/7/2020 Omprakash sahu /ET&T/ 6th sem / GEC Raipur. 4 • Programmable logic devices (PLD) refers to integrated circuits which can be programmed to implement any digital system. PLDs were introduced in 1970s with the idea to design a single purpose chip which can be programmed to meet particular hardware requirements. • PLDs are semiconductor devices that can be programmed to obtain required logic device. Because of the advantage of re- programmability, they have replaced special purpose logic devices like Logic gates, flip-flops, counters and multiplexers in many semicustom applications. It reduces design time and thus reduces time for the product to reach the market. It consists of arrays of AND and OR gates, which can be programmed to realize required logic function.
  • 5. BASI C IDE A 2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur. 5
  • 6. Advantages of using PLDs - Advantages of using PLDs are less board space, faster - lower power requirements (i.e., smaller power supplies) - less costly assembly processes, higher reliability (fewer ICs and circuit connections means easier troubleshooting) - availability of design software. 2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur. 6
  • 7. TYPE OF PLDS 2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur. 7 • The three major types of programmable logic are :- 1) SPLD (Simple Programmable Logic devices) 2) CPLD (Complex Programmable Logic Devices) and 3) FPGA (Field Programmable Gate Array).
  • 8. SPLDS 2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur. 8 • The least complex form of PLDs. • Can typically replaced several fixed function SSI or MSI devices and their connections. • A typical package has 24 to 28 pins. • A few categories of SPLD are listed below:- - PAL (Programmable Array Logic) - GAL (Generic Array Logic) - PLA (Programmable Logic Array) - PROM (Programmable Read-Only Memory)
  • 9. SPLD  SPLD ATF16V8B Family IC 2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur. 9
  • 10. CPLDS 2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur. 10 • Much higher capacity than SPLDs, permitting more complex logic circuits to be programmed into them. • A typical CPLD is the equivalent of from 2 to 64 SPLDs and come in 44 pins to 160 pin packages depending on the complexity. • There are several forms of CPLD, which vary in complexity and programming capability.
  • 11. 14 Typical CPLD packages. CPLDs are made using 2 to 64 SPLDs 2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur. 11
  • 13. 20 GENERALIZED PLD 2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur. 13 A generic PLD for implementing SOP functions has: Inverter/buffer array for inputs AND array OR array
  • 14. PROGRAMMABLE LOGIC DEVICES (PLDS) 2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur. 14 Programmable AND array Fixed ORarrayconnections OutputsInputs Programmable Programmable array logic (PAL) device Programmable AND array Programmable OR arrayconnections OutputsInputs Programmable Programmable connections All use AND-OR structure- differ in which is programmable Programmable logic array (PLA)
  • 15. PROGRAMMABLE LOGIC ARRAY (PLA) 2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur. 15 • A programmable logic array (PLA) is a kind of programmable logic device used to implement combinational logic circuits. The PLA has a set of programmable AND gate planes, which link to a set of programmable OR gate planes, which can then be conditionally complemented to produce an output. • AND array and OR array are programmable • XOR is available to complement an output if needed • Example: • 3 inputs/2 outputs • F1 = A B’ + A C + A’ BC’ • F2 = (AC + BC)’
  • 16.  BLOCK DIAGRAM  Programmable logic array 2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur. 16 Programmable AND array Programmable OR arrayconnections OutputsInputs Programmable Programmable connections Programmable logic array (PLA)
  • 17. PLA/GAL 2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur. 17
  • 18. PROGRAMMABLE ARRAY LOGIC (PAL) 2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur. 18 • Programmable Array Logic (PAL) is a family of programmable logic device semiconductors used to implement logic functions in digital circuits introduced by Monolithic Memories, Inc MMI obtained a registered trademark on the term PAL for use in "Programmable Semiconductor Logic Circuits". • Fixed OR array and programmable AND array • Opposite of ROM! • Example: • 4 inputs/4 outputs with fixed 3- input OR gates • W = A B C’ + A’ B’ C D’
  • 19.  BLOCK DIAGRAM  Programmable Array Logic 2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur. 19 Programmable AND array Fixed ORarrayconnections OutputsInputs Programmable Programmable array logic (PAL) device
  • 20. 29 PAL 2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur. 20 CE16V3H-25 IC.
  • 21. FPGA 2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur. 21 Introduction:- The full form of FPGA is “Field Programmable Gate Array”. It contains ten thousand to more than a million logic gates with programmable interconnection. Programmable interconnections are available for users or designers to perform given functions easily. • Have the greatest logic capacity. • Consist of an array of anywhere from 64 to thousands of logic gates groups that are sometimes called logic blocks. • Two basics classes of FPGA are course grained and fine grained. • FPGAs come in packages ranging up to 1000 pins or more.
  • 22. FIELD PROGRAMMABLE GATE ARRAY (FPGA) 2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur. 22 • Xilinx FPGAs • Configurable Logic Block (CLB) • Programmable logic and FFs • Programmable Interconnects • Switch Matrices • Horizontal/vertical lines • I/O Block (IOB) • Programmable I/O pins
  • 23. FIELD PROGRAMMABLE GATE ARRAYS 2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur. 23 – a programmable device using more complex cells
  • 24. FPGA IC 2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur. 24
  • 25. SPECIAL FPGA FUNCTIONS 2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur. 25 • Internal SRAM • Embedded Multipliers and DSP blocks • Embedded logic analyzer • Embedded CPUs • High speed I/O (~10GHz) • DDR/DDRII/DDRIII SDRAM interfaces • PLLs
  • 26. 17 PLD programmer – this piece of hardware might contain a universal socket that could hold various types of PLD’s. The PLD software produces a JEDEC file which is downloaded into the programmer. The programmer can typically program, copy, Computer with PLD programming software JEDEC file downloaded PLD Programmer PLD inserted into socket 2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur. 26
  • 27. 2/7/2020Omprakash sahu /ET&T/ 6th sem / GEC Raipur. 27