SlideShare une entreprise Scribd logo
1  sur  3
Télécharger pour lire hors ligne
University of Mumbai

Class: S.E.                      Branch: Computer            Semester: III
                                 Engineering
Subject: Digital Logic Design & Application (Abbrevated as DLDA)
Periods per Week                                    Lecture 03
(each 60 min.)                                     Practical 02
                                                    Tutorial -
                                                             Hours         Marks
Evaluation System                                    Theory 03             100
                                           Practical & Oral -              -
                                                       Oral -              -
                                               Term Work -                   25
                                                      Total 03             125




Module         Contents                                                     Hours
1.             Number system :Decimal, Binary, Octal,& Hexadecimal          07
               number & conversion, Number system’s application e.g.
               shaft encoding. Binary weighted codes , signed numbers
               binary order, 1’s,2’s complments codes. All number
               system’s arithmetic.
               Boolean algebra :Binary logic functions, Boolean laws,
               Truth Tables. Associative & distributive properties.
               Demorgan’s Theorem. Realization of switching functions
               using logic gates.

               Combinational logic : Switching equations, Canonical         06
2.             logic forms, Sum of product & Product of sum , kanaugh
               Map, two, three & four variable kanaugh graph ,
               Simplification of expression Quinemeeluskey
               minimization techniques, Mixed logic combinational
               Circuits, Multiple output functions.

3.             Analysis & design of combinational logic : Introduction of   07
               Combinational circuits. Multiplexer & demultiplexer,
               Multiplexer as function generator ,Binary adder,
               Substracter ,BCD adder, Binary comparater with physical
               applications, Arithmatic & logic units, Design of
               combinational circuits using statements.
4.               Sequential Logic : Sequential circuits, Flip-Flop              05
                 conversions, Clocked & edge triggered flip flops timing
                 specification, Timing analysis, state diagrams & tables,
                 transition tables, Excitation table & equation ,examples
                 using statement.

5.               Sequential Circuits: Simple synchronous & asynchronous         06
                  Sequential Circuits analysis, Different types of counters
                 asynchronous & synchronous, Counter Design with state
                 equations, Registers, Different types of Shift register,
                 Construction of state diagram & counter design.

6.               Digital integrated circuits: Digital circuit logic levels,     05
                 propagation delay times, power dissipation ,Fan out & Fan
                 in. Noise margin for popular logic families. TTL ,TTI sub
                 families. CMOS & their performance comparison
                   ( Numerical expeeted)

        Term work
     1. Term work should consist of at least 8 practical experiment duly graded(Desirable
        10 experiment) & two assignments covering all the topics of the syllabus.
     2. A term work test must be conducted with a weightage of 10 marks covering
        complete syllabus.

      List of experiment:
     1. Study of Basic Gates & universal gates.

     2 .Realization of logical expression using Universal Gates& Basic gates.

     3. Binary Arithmatic circuits 1)Adder 2) Substracter.

     4. Implement certain function using multiplexer [16:1 ,8:1 ,4:1 ]

     5. Design & implement 4:1 multiplexer with strobe 1/p active low using NAND &
        NOR Gate.

     6. To design & implement any one code converter [e.g. Exess-3,BCD—Gray]

        Using Decoder & demultiplexer.

     7. To design & implement 4=bit parity generator /checker using
1) Minimum number of gates .
         2) IC 74180.

  8. Design of 7-segment display using decoder [IC 7447]
  9. Design of JK Flip flop using NAND Gates & verification of the same flip flop
     Using IC7476.

  10. Design of asynchronous up & Down counter.
  11. Design of synchronous Counter.
  12. Design of randam sequence generator.
  13. Design of shift register using flip-flop verification of different modes.
  14. verification of function table of universal shift register IC 74194.
  15. Compare propagation delay & transfer characterstics of TTL & CMOS gates [use
      odd no. of gates]

Text Books:

     1. R. P. jain ,”Modern Digital Eletronics”, Tata McGraw Hill.
     2. John F.Warrly, ”Digital Design Principal & Practices”,
        Pearson Education ,Russia.
     3. M ..Morris Mano, “Digital Logic & computer Design”, PHI

 Reference Books:

         1.John M . yarbrough ,”Digital Logic ”Thomson Learing.
         2.Samual Lee ,”Digital Circuits & Logic Design “,PHI.
         3.Carles H. Roth, “Fundamental of Logic Design,(4thedition ),junior jaico
         Book.

Contenu connexe

Tendances

IRJET- Radix 8 Booth Encoded Interleaved Modular Multiplication
IRJET- Radix 8 Booth Encoded Interleaved Modular MultiplicationIRJET- Radix 8 Booth Encoded Interleaved Modular Multiplication
IRJET- Radix 8 Booth Encoded Interleaved Modular MultiplicationIRJET Journal
 
Dag representation of basic blocks
Dag representation of basic blocksDag representation of basic blocks
Dag representation of basic blocksJothi Lakshmi
 
Combinational logic circuits by Tahir Yasin
Combinational logic circuits by Tahir YasinCombinational logic circuits by Tahir Yasin
Combinational logic circuits by Tahir YasinTAHIR YASIN
 
Minimum Cost Fault Tolerant Adder Circuits in Reversible Logic Synthesis
Minimum Cost Fault Tolerant Adder Circuits in Reversible Logic SynthesisMinimum Cost Fault Tolerant Adder Circuits in Reversible Logic Synthesis
Minimum Cost Fault Tolerant Adder Circuits in Reversible Logic SynthesisSajib Mitra
 
Matlab-Data types and operators
Matlab-Data types and operatorsMatlab-Data types and operators
Matlab-Data types and operatorsLuckshay Batra
 
Matlab for beginners, Introduction, signal processing
Matlab for beginners, Introduction, signal processingMatlab for beginners, Introduction, signal processing
Matlab for beginners, Introduction, signal processingDr. Manjunatha. P
 
MatLab Basic Tutorial On Plotting
MatLab Basic Tutorial On PlottingMatLab Basic Tutorial On Plotting
MatLab Basic Tutorial On PlottingMOHDRAFIQ22
 
Lcdf4 chap 03_p2
Lcdf4 chap 03_p2Lcdf4 chap 03_p2
Lcdf4 chap 03_p2ozgur_can
 
Advanced MATLAB Tutorial for Engineers & Scientists
Advanced MATLAB Tutorial for Engineers & ScientistsAdvanced MATLAB Tutorial for Engineers & Scientists
Advanced MATLAB Tutorial for Engineers & ScientistsRay Phan
 
Parallel algorithms
Parallel algorithmsParallel algorithms
Parallel algorithmsguest084d20
 
Design and Implementation of 8 Bit Multiplier Using M.G.D.I. Technique
Design and Implementation of 8 Bit Multiplier Using M.G.D.I. TechniqueDesign and Implementation of 8 Bit Multiplier Using M.G.D.I. Technique
Design and Implementation of 8 Bit Multiplier Using M.G.D.I. TechniqueIJMER
 
Matlab day 1: Introduction to MATLAB
Matlab day 1: Introduction to MATLABMatlab day 1: Introduction to MATLAB
Matlab day 1: Introduction to MATLABreddyprasad reddyvari
 
MATLAB/SIMULINK for engineering applications: day 3
MATLAB/SIMULINK for engineering applications: day 3MATLAB/SIMULINK for engineering applications: day 3
MATLAB/SIMULINK for engineering applications: day 3reddyprasad reddyvari
 

Tendances (20)

IRJET- Radix 8 Booth Encoded Interleaved Modular Multiplication
IRJET- Radix 8 Booth Encoded Interleaved Modular MultiplicationIRJET- Radix 8 Booth Encoded Interleaved Modular Multiplication
IRJET- Radix 8 Booth Encoded Interleaved Modular Multiplication
 
Digital systems
Digital systemsDigital systems
Digital systems
 
Dag representation of basic blocks
Dag representation of basic blocksDag representation of basic blocks
Dag representation of basic blocks
 
Matlab Presentation
Matlab PresentationMatlab Presentation
Matlab Presentation
 
Combinational logic circuits by Tahir Yasin
Combinational logic circuits by Tahir YasinCombinational logic circuits by Tahir Yasin
Combinational logic circuits by Tahir Yasin
 
Minimum Cost Fault Tolerant Adder Circuits in Reversible Logic Synthesis
Minimum Cost Fault Tolerant Adder Circuits in Reversible Logic SynthesisMinimum Cost Fault Tolerant Adder Circuits in Reversible Logic Synthesis
Minimum Cost Fault Tolerant Adder Circuits in Reversible Logic Synthesis
 
64 BIT FPU
64 BIT FPU64 BIT FPU
64 BIT FPU
 
Matlab-Data types and operators
Matlab-Data types and operatorsMatlab-Data types and operators
Matlab-Data types and operators
 
Matlab for beginners, Introduction, signal processing
Matlab for beginners, Introduction, signal processingMatlab for beginners, Introduction, signal processing
Matlab for beginners, Introduction, signal processing
 
MatLab Basic Tutorial On Plotting
MatLab Basic Tutorial On PlottingMatLab Basic Tutorial On Plotting
MatLab Basic Tutorial On Plotting
 
Lcdf4 chap 03_p2
Lcdf4 chap 03_p2Lcdf4 chap 03_p2
Lcdf4 chap 03_p2
 
Advanced MATLAB Tutorial for Engineers & Scientists
Advanced MATLAB Tutorial for Engineers & ScientistsAdvanced MATLAB Tutorial for Engineers & Scientists
Advanced MATLAB Tutorial for Engineers & Scientists
 
Unit i
Unit iUnit i
Unit i
 
Parallel algorithms
Parallel algorithmsParallel algorithms
Parallel algorithms
 
Design and Implementation of 8 Bit Multiplier Using M.G.D.I. Technique
Design and Implementation of 8 Bit Multiplier Using M.G.D.I. TechniqueDesign and Implementation of 8 Bit Multiplier Using M.G.D.I. Technique
Design and Implementation of 8 Bit Multiplier Using M.G.D.I. Technique
 
Matlab day 1: Introduction to MATLAB
Matlab day 1: Introduction to MATLABMatlab day 1: Introduction to MATLAB
Matlab day 1: Introduction to MATLAB
 
MATLAB/SIMULINK for engineering applications: day 3
MATLAB/SIMULINK for engineering applications: day 3MATLAB/SIMULINK for engineering applications: day 3
MATLAB/SIMULINK for engineering applications: day 3
 
Autoencoder
AutoencoderAutoencoder
Autoencoder
 
Matlab project
Matlab projectMatlab project
Matlab project
 
Computer Arithmetic
Computer ArithmeticComputer Arithmetic
Computer Arithmetic
 

En vedette (13)

Combinational and sequential logic
Combinational and sequential logicCombinational and sequential logic
Combinational and sequential logic
 
The Science of Education Part 1 by Caleb Gattegno
The Science of Education Part 1 by Caleb GattegnoThe Science of Education Part 1 by Caleb Gattegno
The Science of Education Part 1 by Caleb Gattegno
 
Design considerations
Design considerationsDesign considerations
Design considerations
 
Digital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentationDigital Logic & Design (DLD) presentation
Digital Logic & Design (DLD) presentation
 
Counters
CountersCounters
Counters
 
Digital logic gate and its application
Digital logic gate and its applicationDigital logic gate and its application
Digital logic gate and its application
 
Logic Gates
Logic GatesLogic Gates
Logic Gates
 
Counters In Digital Logic Design
Counters In Digital Logic DesignCounters In Digital Logic Design
Counters In Digital Logic Design
 
SEQUENTIAL AND COMBINATIONAL CIRCUITS,DIGITAL LOGIC DESIGN
SEQUENTIAL AND COMBINATIONAL CIRCUITS,DIGITAL LOGIC DESIGNSEQUENTIAL AND COMBINATIONAL CIRCUITS,DIGITAL LOGIC DESIGN
SEQUENTIAL AND COMBINATIONAL CIRCUITS,DIGITAL LOGIC DESIGN
 
digital logic design number system
digital logic design number systemdigital logic design number system
digital logic design number system
 
Counters
CountersCounters
Counters
 
Digital logic circuits important question and answers for 5 units
Digital logic circuits important question and answers for 5 unitsDigital logic circuits important question and answers for 5 units
Digital logic circuits important question and answers for 5 units
 
Chapter 5 counter
Chapter 5 counterChapter 5 counter
Chapter 5 counter
 

Similaire à Dldaiii

Digital systems
Digital systemsDigital systems
Digital systemsraj aditay
 
Dpsd course introduction
Dpsd  course introductionDpsd  course introduction
Dpsd course introductionPragadeswaranS
 
Anna University M.E Sy
Anna University M.E SyAnna University M.E Sy
Anna University M.E Syannaunivedu
 
Definition of digital circuit
Definition of digital circuit Definition of digital circuit
Definition of digital circuit JohnVule
 
Digital Logic circuits R2021 SYLLABUS .doc
Digital Logic circuits  R2021 SYLLABUS .docDigital Logic circuits  R2021 SYLLABUS .doc
Digital Logic circuits R2021 SYLLABUS .docKeerthanaSahadevan1
 
Introduction to Digital Electronics & What we will study.ppt
Introduction to Digital Electronics & What we will study.pptIntroduction to Digital Electronics & What we will study.ppt
Introduction to Digital Electronics & What we will study.pptGauravKumarDas5
 
Mtech syllabus computer science uptu
Mtech syllabus computer science uptu Mtech syllabus computer science uptu
Mtech syllabus computer science uptu Abhishek Kesharwani
 
M.tech cse 10july13 (1)
M.tech cse  10july13 (1)M.tech cse  10july13 (1)
M.tech cse 10july13 (1)vijay707070
 
Eee iv-microcontrollers [10 es42]-notes
Eee iv-microcontrollers [10 es42]-notesEee iv-microcontrollers [10 es42]-notes
Eee iv-microcontrollers [10 es42]-notesGopinath.B.L Naidu
 
Cse iii-logic design [10 cs33]-notes
Cse iii-logic design [10 cs33]-notesCse iii-logic design [10 cs33]-notes
Cse iii-logic design [10 cs33]-notesOmprakash BV
 
Mumbai University M.E computer engg syllabus
Mumbai University M.E computer engg syllabusMumbai University M.E computer engg syllabus
Mumbai University M.E computer engg syllabusShini Saji
 
DE UNIT1.pptx
DE UNIT1.pptxDE UNIT1.pptx
DE UNIT1.pptxdeepaMS4
 
Logic design and switching theory
Logic design and switching theoryLogic design and switching theory
Logic design and switching theoryjomerson remorosa
 

Similaire à Dldaiii (20)

Digital systems
Digital systemsDigital systems
Digital systems
 
Dpsd course introduction
Dpsd  course introductionDpsd  course introduction
Dpsd course introduction
 
Anna University M.E Sy
Anna University M.E SyAnna University M.E Sy
Anna University M.E Sy
 
Embedded
EmbeddedEmbedded
Embedded
 
Digital_system_design_A (1).ppt
Digital_system_design_A (1).pptDigital_system_design_A (1).ppt
Digital_system_design_A (1).ppt
 
Definition of digital circuit
Definition of digital circuit Definition of digital circuit
Definition of digital circuit
 
Digital Logic circuits R2021 SYLLABUS .doc
Digital Logic circuits  R2021 SYLLABUS .docDigital Logic circuits  R2021 SYLLABUS .doc
Digital Logic circuits R2021 SYLLABUS .doc
 
Introduction to Digital Electronics & What we will study.ppt
Introduction to Digital Electronics & What we will study.pptIntroduction to Digital Electronics & What we will study.ppt
Introduction to Digital Electronics & What we will study.ppt
 
Mtech syllabus computer science uptu
Mtech syllabus computer science uptu Mtech syllabus computer science uptu
Mtech syllabus computer science uptu
 
M.tech cse 10july13 (1)
M.tech cse  10july13 (1)M.tech cse  10july13 (1)
M.tech cse 10july13 (1)
 
Eee iv-microcontrollers [10 es42]-notes
Eee iv-microcontrollers [10 es42]-notesEee iv-microcontrollers [10 es42]-notes
Eee iv-microcontrollers [10 es42]-notes
 
Cse iii-logic design [10 cs33]-notes
Cse iii-logic design [10 cs33]-notesCse iii-logic design [10 cs33]-notes
Cse iii-logic design [10 cs33]-notes
 
Mumbai University M.E computer engg syllabus
Mumbai University M.E computer engg syllabusMumbai University M.E computer engg syllabus
Mumbai University M.E computer engg syllabus
 
Car ee 216-dld
Car ee 216-dldCar ee 216-dld
Car ee 216-dld
 
2nd sem
2nd sem2nd sem
2nd sem
 
2nd sem
2nd sem2nd sem
2nd sem
 
5and6 electronics
5and6 electronics5and6 electronics
5and6 electronics
 
DE UNIT1.pptx
DE UNIT1.pptxDE UNIT1.pptx
DE UNIT1.pptx
 
131405 dlc syllabus
131405 dlc syllabus131405 dlc syllabus
131405 dlc syllabus
 
Logic design and switching theory
Logic design and switching theoryLogic design and switching theory
Logic design and switching theory
 

Dernier

Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...
Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...
Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...Angeliki Cooney
 
EMPOWERMENT TECHNOLOGY GRADE 11 QUARTER 2 REVIEWER
EMPOWERMENT TECHNOLOGY GRADE 11 QUARTER 2 REVIEWEREMPOWERMENT TECHNOLOGY GRADE 11 QUARTER 2 REVIEWER
EMPOWERMENT TECHNOLOGY GRADE 11 QUARTER 2 REVIEWERMadyBayot
 
MS Copilot expands with MS Graph connectors
MS Copilot expands with MS Graph connectorsMS Copilot expands with MS Graph connectors
MS Copilot expands with MS Graph connectorsNanddeep Nachan
 
Polkadot JAM Slides - Token2049 - By Dr. Gavin Wood
Polkadot JAM Slides - Token2049 - By Dr. Gavin WoodPolkadot JAM Slides - Token2049 - By Dr. Gavin Wood
Polkadot JAM Slides - Token2049 - By Dr. Gavin WoodJuan lago vázquez
 
"I see eyes in my soup": How Delivery Hero implemented the safety system for ...
"I see eyes in my soup": How Delivery Hero implemented the safety system for ..."I see eyes in my soup": How Delivery Hero implemented the safety system for ...
"I see eyes in my soup": How Delivery Hero implemented the safety system for ...Zilliz
 
MINDCTI Revenue Release Quarter One 2024
MINDCTI Revenue Release Quarter One 2024MINDCTI Revenue Release Quarter One 2024
MINDCTI Revenue Release Quarter One 2024MIND CTI
 
Six Myths about Ontologies: The Basics of Formal Ontology
Six Myths about Ontologies: The Basics of Formal OntologySix Myths about Ontologies: The Basics of Formal Ontology
Six Myths about Ontologies: The Basics of Formal Ontologyjohnbeverley2021
 
Platformless Horizons for Digital Adaptability
Platformless Horizons for Digital AdaptabilityPlatformless Horizons for Digital Adaptability
Platformless Horizons for Digital AdaptabilityWSO2
 
ProductAnonymous-April2024-WinProductDiscovery-MelissaKlemke
ProductAnonymous-April2024-WinProductDiscovery-MelissaKlemkeProductAnonymous-April2024-WinProductDiscovery-MelissaKlemke
ProductAnonymous-April2024-WinProductDiscovery-MelissaKlemkeProduct Anonymous
 
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers:  A Deep Dive into Serverless Spatial Data and FMECloud Frontiers:  A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FMESafe Software
 
[BuildWithAI] Introduction to Gemini.pdf
[BuildWithAI] Introduction to Gemini.pdf[BuildWithAI] Introduction to Gemini.pdf
[BuildWithAI] Introduction to Gemini.pdfSandro Moreira
 
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...DianaGray10
 
Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...
Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...
Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...apidays
 
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, AdobeApidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobeapidays
 
DEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
DEV meet-up UiPath Document Understanding May 7 2024 AmsterdamDEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
DEV meet-up UiPath Document Understanding May 7 2024 AmsterdamUiPathCommunity
 
Rising Above_ Dubai Floods and the Fortitude of Dubai International Airport.pdf
Rising Above_ Dubai Floods and the Fortitude of Dubai International Airport.pdfRising Above_ Dubai Floods and the Fortitude of Dubai International Airport.pdf
Rising Above_ Dubai Floods and the Fortitude of Dubai International Airport.pdfOrbitshub
 
How to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected WorkerHow to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected WorkerThousandEyes
 
AWS Community Day CPH - Three problems of Terraform
AWS Community Day CPH - Three problems of TerraformAWS Community Day CPH - Three problems of Terraform
AWS Community Day CPH - Three problems of TerraformAndrey Devyatkin
 
Vector Search -An Introduction in Oracle Database 23ai.pptx
Vector Search -An Introduction in Oracle Database 23ai.pptxVector Search -An Introduction in Oracle Database 23ai.pptx
Vector Search -An Introduction in Oracle Database 23ai.pptxRemote DBA Services
 

Dernier (20)

Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...
Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...
Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...
 
EMPOWERMENT TECHNOLOGY GRADE 11 QUARTER 2 REVIEWER
EMPOWERMENT TECHNOLOGY GRADE 11 QUARTER 2 REVIEWEREMPOWERMENT TECHNOLOGY GRADE 11 QUARTER 2 REVIEWER
EMPOWERMENT TECHNOLOGY GRADE 11 QUARTER 2 REVIEWER
 
MS Copilot expands with MS Graph connectors
MS Copilot expands with MS Graph connectorsMS Copilot expands with MS Graph connectors
MS Copilot expands with MS Graph connectors
 
Polkadot JAM Slides - Token2049 - By Dr. Gavin Wood
Polkadot JAM Slides - Token2049 - By Dr. Gavin WoodPolkadot JAM Slides - Token2049 - By Dr. Gavin Wood
Polkadot JAM Slides - Token2049 - By Dr. Gavin Wood
 
"I see eyes in my soup": How Delivery Hero implemented the safety system for ...
"I see eyes in my soup": How Delivery Hero implemented the safety system for ..."I see eyes in my soup": How Delivery Hero implemented the safety system for ...
"I see eyes in my soup": How Delivery Hero implemented the safety system for ...
 
MINDCTI Revenue Release Quarter One 2024
MINDCTI Revenue Release Quarter One 2024MINDCTI Revenue Release Quarter One 2024
MINDCTI Revenue Release Quarter One 2024
 
Six Myths about Ontologies: The Basics of Formal Ontology
Six Myths about Ontologies: The Basics of Formal OntologySix Myths about Ontologies: The Basics of Formal Ontology
Six Myths about Ontologies: The Basics of Formal Ontology
 
Platformless Horizons for Digital Adaptability
Platformless Horizons for Digital AdaptabilityPlatformless Horizons for Digital Adaptability
Platformless Horizons for Digital Adaptability
 
ProductAnonymous-April2024-WinProductDiscovery-MelissaKlemke
ProductAnonymous-April2024-WinProductDiscovery-MelissaKlemkeProductAnonymous-April2024-WinProductDiscovery-MelissaKlemke
ProductAnonymous-April2024-WinProductDiscovery-MelissaKlemke
 
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers:  A Deep Dive into Serverless Spatial Data and FMECloud Frontiers:  A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
 
[BuildWithAI] Introduction to Gemini.pdf
[BuildWithAI] Introduction to Gemini.pdf[BuildWithAI] Introduction to Gemini.pdf
[BuildWithAI] Introduction to Gemini.pdf
 
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
 
Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...
Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...
Apidays New York 2024 - Accelerating FinTech Innovation by Vasa Krishnan, Fin...
 
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, AdobeApidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
 
DEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
DEV meet-up UiPath Document Understanding May 7 2024 AmsterdamDEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
DEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
 
Rising Above_ Dubai Floods and the Fortitude of Dubai International Airport.pdf
Rising Above_ Dubai Floods and the Fortitude of Dubai International Airport.pdfRising Above_ Dubai Floods and the Fortitude of Dubai International Airport.pdf
Rising Above_ Dubai Floods and the Fortitude of Dubai International Airport.pdf
 
How to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected WorkerHow to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected Worker
 
AWS Community Day CPH - Three problems of Terraform
AWS Community Day CPH - Three problems of TerraformAWS Community Day CPH - Three problems of Terraform
AWS Community Day CPH - Three problems of Terraform
 
Understanding the FAA Part 107 License ..
Understanding the FAA Part 107 License ..Understanding the FAA Part 107 License ..
Understanding the FAA Part 107 License ..
 
Vector Search -An Introduction in Oracle Database 23ai.pptx
Vector Search -An Introduction in Oracle Database 23ai.pptxVector Search -An Introduction in Oracle Database 23ai.pptx
Vector Search -An Introduction in Oracle Database 23ai.pptx
 

Dldaiii

  • 1. University of Mumbai Class: S.E. Branch: Computer Semester: III Engineering Subject: Digital Logic Design & Application (Abbrevated as DLDA) Periods per Week Lecture 03 (each 60 min.) Practical 02 Tutorial - Hours Marks Evaluation System Theory 03 100 Practical & Oral - - Oral - - Term Work - 25 Total 03 125 Module Contents Hours 1. Number system :Decimal, Binary, Octal,& Hexadecimal 07 number & conversion, Number system’s application e.g. shaft encoding. Binary weighted codes , signed numbers binary order, 1’s,2’s complments codes. All number system’s arithmetic. Boolean algebra :Binary logic functions, Boolean laws, Truth Tables. Associative & distributive properties. Demorgan’s Theorem. Realization of switching functions using logic gates. Combinational logic : Switching equations, Canonical 06 2. logic forms, Sum of product & Product of sum , kanaugh Map, two, three & four variable kanaugh graph , Simplification of expression Quinemeeluskey minimization techniques, Mixed logic combinational Circuits, Multiple output functions. 3. Analysis & design of combinational logic : Introduction of 07 Combinational circuits. Multiplexer & demultiplexer, Multiplexer as function generator ,Binary adder, Substracter ,BCD adder, Binary comparater with physical applications, Arithmatic & logic units, Design of combinational circuits using statements.
  • 2. 4. Sequential Logic : Sequential circuits, Flip-Flop 05 conversions, Clocked & edge triggered flip flops timing specification, Timing analysis, state diagrams & tables, transition tables, Excitation table & equation ,examples using statement. 5. Sequential Circuits: Simple synchronous & asynchronous 06 Sequential Circuits analysis, Different types of counters asynchronous & synchronous, Counter Design with state equations, Registers, Different types of Shift register, Construction of state diagram & counter design. 6. Digital integrated circuits: Digital circuit logic levels, 05 propagation delay times, power dissipation ,Fan out & Fan in. Noise margin for popular logic families. TTL ,TTI sub families. CMOS & their performance comparison ( Numerical expeeted) Term work 1. Term work should consist of at least 8 practical experiment duly graded(Desirable 10 experiment) & two assignments covering all the topics of the syllabus. 2. A term work test must be conducted with a weightage of 10 marks covering complete syllabus. List of experiment: 1. Study of Basic Gates & universal gates. 2 .Realization of logical expression using Universal Gates& Basic gates. 3. Binary Arithmatic circuits 1)Adder 2) Substracter. 4. Implement certain function using multiplexer [16:1 ,8:1 ,4:1 ] 5. Design & implement 4:1 multiplexer with strobe 1/p active low using NAND & NOR Gate. 6. To design & implement any one code converter [e.g. Exess-3,BCD—Gray] Using Decoder & demultiplexer. 7. To design & implement 4=bit parity generator /checker using
  • 3. 1) Minimum number of gates . 2) IC 74180. 8. Design of 7-segment display using decoder [IC 7447] 9. Design of JK Flip flop using NAND Gates & verification of the same flip flop Using IC7476. 10. Design of asynchronous up & Down counter. 11. Design of synchronous Counter. 12. Design of randam sequence generator. 13. Design of shift register using flip-flop verification of different modes. 14. verification of function table of universal shift register IC 74194. 15. Compare propagation delay & transfer characterstics of TTL & CMOS gates [use odd no. of gates] Text Books: 1. R. P. jain ,”Modern Digital Eletronics”, Tata McGraw Hill. 2. John F.Warrly, ”Digital Design Principal & Practices”, Pearson Education ,Russia. 3. M ..Morris Mano, “Digital Logic & computer Design”, PHI Reference Books: 1.John M . yarbrough ,”Digital Logic ”Thomson Learing. 2.Samual Lee ,”Digital Circuits & Logic Design “,PHI. 3.Carles H. Roth, “Fundamental of Logic Design,(4thedition ),junior jaico Book.