SlideShare une entreprise Scribd logo
1  sur  53
Quantum Cost Calculation of
Reversible Circuit

      Sajib Mitra
      Department of Computer Science and
      Engineering
      University of Dhaka
      sajibmitra.csedu@yahoo.com
OVERVIEW
 Reversible Logic
 Quantum Computing
 Quantum Gates
 Realization of Quantum NOT
 Quantum wire and Special Cases
 Quantum Cost Calculation of RC
 Conclusion
 Assignment
 References
Reversible Logic
    Equal number of input and output vectors
    Preserves an unique mapping between input and output
     vectors of the particular circuit
    One or more operation can implement in a single unit
     called Reversible Gate
    (N x N) Reversible Gate has N number of inputs and N
     number of outputs where N= {1, 2, 3, …}
Reversible Logic       (cont…)

  Advantage
    Recovers bit-loss as well as production of heat
    Adaptable for Quantum Computing
    Multiple operations in a single cycle
    Uses low power CMOS technology
Reversible Logic    (cont…)

  Limitation
    Feedback is strictly restricted
    Maximum and minimum Fan-out is always one
Reversible Logic       (cont…)

Most Popular reversible gates are as follows:




            Fig. 3x3 Dimensional Reversible gates
Reversible Logic       (cont…)

Most Popular reversible gates are as follows:




            Fig. 4x4 Dimensional Reversible gates
Quantum Computing
   First proposed in the 1970s, quantum computing relies on
    quantum physics by taking advantage of certain quantum
    physics properties of atoms or nuclei that allow them to work
    together as quantum bits, or qubits, to be the computer's
    processor and memory.
   Qubits can perform certain calculations exponentially faster
    than conventional computers.
   Quantum computers encode information as a series of
    quantum-mechanical states such as spin directions of
    electrons or polarization orientations of a photon that might
    represent as 0 or 1 or might represent a superposition of the
    two values.
                        q =α 0 + β 1
Quantum Computing                  (cont…)

   Quantum Computation uses matrix multiplication rather than
    conventional Boolean operations and the information
    measurement is realized using qubits rather than bits The matrix
    operations over qubits are simply specifies by using quantum
    primitives as follows:
Quantum Computing   (cont…)




  Input   Output        Input/output   Symbol
 A    B   P   Q          Pattern
 0    0   0   0               00         a
 0    1   0   1               01         b
 1    0   1   1               10         c
 1    1   1   0               11         d
Quantum Computing   (cont…)
Quantum Computing   (cont…)


                              Input   Output
                              A   B   P   Q
                              0   0   0   0
                              0   1   0   1
                              1   0   1   1
                              1   1   1   0
Quantum Gates




    Fig: Quantum Gates are used for realizing Reversible Circuit
Quantum Gates      (cont…)

   What is SRN?




                     But
Quantum Gates      (cont…)

   What is SRN?




                      But


                    NOT

                             But How?
Realization of Quantum NOT
 Basic operator for single input line:
        1. NOT
        2. Coin Flip
        3. Quantum Coin Flip
Realization of Quantum NOT   (cont…)
Realization of Quantum NOT                    (cont…)
 Probability of 0 or 1 based on Coin Flip:



                             1
                       1/2          1/2


                  0                       1
            1/2       1/2          1/2        1/2


            0          1           0           1
           1/4         1/4         1/4         1/4
Realization of Quantum NOT                   (cont…)
 Probability of 0 or 1 based on Coin Flip:



                   1
             1/2          1/2         So the Probability of
                                           P(0)=1/2
        0                       1          P(1)=1/2
  1/2       1/2           1/2       1/2


  0           1          0           1
 1/4         1/4         1/4         1/4
Realization of Quantum NOT                                 (cont…)
 Probability of |0> or |1> based on Quantum Coin Flip:


                                     |
                                     1>
                        1                 1
                            2                     2

                   |                                  |
                   0>                                 1>
          1             − 1               1                 1
               2                 2            2                     2


          |             |                 |                 |
          0>            1>                0>                1>
           1            −1                1                 1
               2             2                2                 2
Realization of Quantum NOT                                    (cont…)
 Probability of |0> or |1> based on Quantum Coin Flip:


                            |
                            1>
               1                 1
                   2                     2        So the Probability of
           |                                  |
                                                       P(|0>)=1
          0>                                 1>        P(|1>)=0
  1            − 1               1                1
      2                 2            2                    2


   |           |                  |               |
  0>           1>                0>               1>
  1            −1                1                1
      2             2                2                2
Realization of Quantum NOT           (cont…)

   NOT operation can be divided into to SRN matrix
    production


            1
                        NO               0
                         T
   Quantum Cost (QC) of any reversible circuit is the
    total number of 2x2 quantum primitives which are
    used to form equivalent quantum circuit.
Quantum Wire and Special Cases       (cont…)




       Quantum XOR gate, cost is 1
Quantum Wire and Special Cases     (cont…)




    Two Quantum XOR gates, but cost is
                  0
Quantum Wire and Special Cases   (cont…)




           Quantum Wire
Quantum Wire and Special Cases           (cont…)

Quantum Cost of V and V+ are same , equal to one.




     SRN and its Hermitian Matrix on same
                     line.
      VV+= Identity and the total cost = 0
Quantum Wire and Special Cases       (cont…)




    SRN and its Hermitian Matrix on same
                    line.
     VV+= Identity and the total cost = 0
Quantum Wire and Special Cases          (cont…)




   The attachment of SRN (Hermitian Matrix of
     SRN) and EX-OR gate on the same line
   generates symmetric gate pattern has a cost
                      of 1.
                Here T= V or V+
Quantum Wire and Special Cases                     (cont…)




    The cost of all 4x4 Unitary Matrices (b, c, d) and the
        symmetric gate pattern (e, f, g, h) are unit.
Quantum Cost of F2G
Quantum Cost of Toffoli Gate




                           But How?
Quantum Cost of Toffoli Gate


                         INPUT       OUTPUT
                         a       b     r
                         0       0     c
                         0       1     c
                         1       0     c
                         1       1     c’
Quantum Cost of Toffoli Gate

    INPUT       OUTPUT
    a       b     r
    0       0     c
    0       1     c
    1       0     c
    1       1     c’
Quantum Cost of Toffoli Gate
        INPUT       OUTPUT
    a           b      r
    0           0      c
    0           1      c
    1           0      c
    1           1      c’

    INPUT           OUTPUT
   a        b         r
    0           0     c
    0           1     c
    1           0     c
    1           1     c’
Now
Quantum Cost of Toffoli Gate

                             Input       Outpu
                                           t
                         A           B    R
                         0           0    C
                         0           1    C
                         1   Have anything wr
                                0   C
                         1           1    C’
Quantum Cost of Toffoli Gate

                               Input       Outpu
                                             t
                           A           B    R
                           0           0    C
                           0           1    C
                           1           0    C
                           1           1    C’




                      Ok
Quantum Cost of Toffoli Gate       (cont…)

Alternate representation of Quantum circuit of TG…
Quantum Cost of Fredkin Gate




                       But How?
Quantum Cost of Fredkin Gate   (cont…)
Quantum Cost of Fredkin Gate   (cont…)
Quantum Cost of Fredkin Gate   (cont…)
Quantum Cost of Fredkin Gate   (cont…)
Quantum Cost of Fredkin Gate   (cont…)
Quantum Cost of Fredkin Gate   (cont…)
Quantum Cost of Peres Gate
Quantum Cost of NFT Gate
Quantum Cost of NFT Gate
Quantum Cost of MIG Gate
Assignment




             Find out cost
About Author
               Sajib Kumar Mitra is an MS student of Dept.
               of Computer Science and Engineering,
               University of Dhaka, Dhaka, Bangladesh. His
               research interests include Electronics, Digital
               Circuit Design, Logic Design, and Reversible
               Logic Synthesis.
THANKS TO ALL

Contenu connexe

Tendances

9.sequential+circuits part+1
9.sequential+circuits part+1 9.sequential+circuits part+1
9.sequential+circuits part+1
liran1018
 

Tendances (20)

Carry look ahead adder
Carry look ahead adderCarry look ahead adder
Carry look ahead adder
 
Transient analysis
Transient analysisTransient analysis
Transient analysis
 
Unit 2 bjt numerical problems
Unit 2 bjt numerical problemsUnit 2 bjt numerical problems
Unit 2 bjt numerical problems
 
Msp430 assembly language instructions &addressing modes
Msp430 assembly language instructions &addressing modesMsp430 assembly language instructions &addressing modes
Msp430 assembly language instructions &addressing modes
 
Communication systems solution manual 5th edition
Communication systems solution manual 5th editionCommunication systems solution manual 5th edition
Communication systems solution manual 5th edition
 
Phase Shift Keying & π/4 -Quadrature Phase Shift Keying
Phase Shift Keying & π/4 -Quadrature Phase Shift KeyingPhase Shift Keying & π/4 -Quadrature Phase Shift Keying
Phase Shift Keying & π/4 -Quadrature Phase Shift Keying
 
8051 Microcontroller I/O ports
8051 Microcontroller I/O ports8051 Microcontroller I/O ports
8051 Microcontroller I/O ports
 
CMOS LOGIC STRUCTURES
CMOS LOGIC STRUCTURESCMOS LOGIC STRUCTURES
CMOS LOGIC STRUCTURES
 
Parity Generator and Parity Checker
Parity Generator and Parity CheckerParity Generator and Parity Checker
Parity Generator and Parity Checker
 
Power amplifiers
Power amplifiersPower amplifiers
Power amplifiers
 
Vhdl programming
Vhdl programmingVhdl programming
Vhdl programming
 
9.sequential+circuits part+1
9.sequential+circuits part+1 9.sequential+circuits part+1
9.sequential+circuits part+1
 
Chapter 4: Combinational Logic
Chapter 4: Combinational LogicChapter 4: Combinational Logic
Chapter 4: Combinational Logic
 
Adaptive equalization
Adaptive equalizationAdaptive equalization
Adaptive equalization
 
Digital switching system ppt
Digital switching system pptDigital switching system ppt
Digital switching system ppt
 
Information theory
Information theoryInformation theory
Information theory
 
Oscillatorsppt
OscillatorspptOscillatorsppt
Oscillatorsppt
 
Butterworth filter
Butterworth filterButterworth filter
Butterworth filter
 
Basic concept of circuit theory
Basic concept of circuit theoryBasic concept of circuit theory
Basic concept of circuit theory
 
Verilog lab manual (ECAD and VLSI Lab)
Verilog lab manual (ECAD and VLSI Lab)Verilog lab manual (ECAD and VLSI Lab)
Verilog lab manual (ECAD and VLSI Lab)
 

En vedette

Design and implementation of low power
Design and implementation of low powerDesign and implementation of low power
Design and implementation of low power
Surendra Bommavarapu
 

En vedette (6)

Power Optimized ALU Design with Control-Signal Gating Technique for Efficient...
Power Optimized ALU Design with Control-Signal Gating Technique for Efficient...Power Optimized ALU Design with Control-Signal Gating Technique for Efficient...
Power Optimized ALU Design with Control-Signal Gating Technique for Efficient...
 
Reversible Logic Gate
Reversible Logic GateReversible Logic Gate
Reversible Logic Gate
 
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
 
8 bit alu design
8 bit alu design8 bit alu design
8 bit alu design
 
Design And Implementation Of Arithmetic Logic Unit Using Modified Quasi Stati...
Design And Implementation Of Arithmetic Logic Unit Using Modified Quasi Stati...Design And Implementation Of Arithmetic Logic Unit Using Modified Quasi Stati...
Design And Implementation Of Arithmetic Logic Unit Using Modified Quasi Stati...
 
Design and implementation of low power
Design and implementation of low powerDesign and implementation of low power
Design and implementation of low power
 

Similaire à Quantum Cost Calculation of Reversible Circuit

hddhdhdhdhdhdhdhdhdhddhddhdhdhdhddhdhdddhdhdh
hddhdhdhdhdhdhdhdhdhddhddhdhdhdhddhdhdddhdhdhhddhdhdhdhdhdhdhdhdhddhddhdhdhdhddhdhdddhdhdh
hddhdhdhdhdhdhdhdhdhddhddhdhdhdhddhdhdddhdhdh
zoobiarana76
 
Fault tolerant and online testability
Fault tolerant and online testabilityFault tolerant and online testability
Fault tolerant and online testability
Sajib Mitra
 
Hardware combinational
Hardware combinationalHardware combinational
Hardware combinational
Defri Tan
 
Minimum Cost Fault Tolerant Adder Circuits in Reversible Logic Synthesis
Minimum Cost Fault Tolerant Adder Circuits in Reversible Logic SynthesisMinimum Cost Fault Tolerant Adder Circuits in Reversible Logic Synthesis
Minimum Cost Fault Tolerant Adder Circuits in Reversible Logic Synthesis
Sajib Mitra
 

Similaire à Quantum Cost Calculation of Reversible Circuit (20)

Monte Caro Simualtions, Sampling and Markov Chain Monte Carlo
Monte Caro Simualtions, Sampling and Markov Chain Monte CarloMonte Caro Simualtions, Sampling and Markov Chain Monte Carlo
Monte Caro Simualtions, Sampling and Markov Chain Monte Carlo
 
Quantum Computing
Quantum ComputingQuantum Computing
Quantum Computing
 
quantumComputers.ppt
quantumComputers.pptquantumComputers.ppt
quantumComputers.ppt
 
quantumComputers.ppt
quantumComputers.pptquantumComputers.ppt
quantumComputers.ppt
 
quantumComputers.ppt
quantumComputers.pptquantumComputers.ppt
quantumComputers.ppt
 
quantumComputers.ppt
quantumComputers.pptquantumComputers.ppt
quantumComputers.ppt
 
quantumComputers.ppt
quantumComputers.pptquantumComputers.ppt
quantumComputers.ppt
 
quantumComputers.ppt
quantumComputers.pptquantumComputers.ppt
quantumComputers.ppt
 
quantumComputers (1).ppt
quantumComputers (1).pptquantumComputers (1).ppt
quantumComputers (1).ppt
 
quantumComputers.ppt
quantumComputers.pptquantumComputers.ppt
quantumComputers.ppt
 
quantumComputers.pptICICI-An HR perspective
quantumComputers.pptICICI-An HR perspectivequantumComputers.pptICICI-An HR perspective
quantumComputers.pptICICI-An HR perspective
 
quantumComputers.ppt
quantumComputers.pptquantumComputers.ppt
quantumComputers.ppt
 
hddhdhdhdhdhdhdhdhdhddhddhdhdhdhddhdhdddhdhdh
hddhdhdhdhdhdhdhdhdhddhddhdhdhdhddhdhdddhdhdhhddhdhdhdhdhdhdhdhdhddhddhdhdhdhddhdhdddhdhdh
hddhdhdhdhdhdhdhdhdhddhddhdhdhdhddhdhdddhdhdh
 
Quantum Computing 101, Part 1 - Hello Quantum World
Quantum Computing 101, Part 1 - Hello Quantum WorldQuantum Computing 101, Part 1 - Hello Quantum World
Quantum Computing 101, Part 1 - Hello Quantum World
 
Fault tolerant and online testability
Fault tolerant and online testabilityFault tolerant and online testability
Fault tolerant and online testability
 
Hardware combinational
Hardware combinationalHardware combinational
Hardware combinational
 
Quantum Computing Notes Ver 1.2
Quantum Computing Notes Ver 1.2Quantum Computing Notes Ver 1.2
Quantum Computing Notes Ver 1.2
 
Quantum computing - A Compilation of Concepts
Quantum computing - A Compilation of ConceptsQuantum computing - A Compilation of Concepts
Quantum computing - A Compilation of Concepts
 
Minimum Cost Fault Tolerant Adder Circuits in Reversible Logic Synthesis
Minimum Cost Fault Tolerant Adder Circuits in Reversible Logic SynthesisMinimum Cost Fault Tolerant Adder Circuits in Reversible Logic Synthesis
Minimum Cost Fault Tolerant Adder Circuits in Reversible Logic Synthesis
 
Viterbi Decoder Algorithm.pptx
Viterbi Decoder Algorithm.pptxViterbi Decoder Algorithm.pptx
Viterbi Decoder Algorithm.pptx
 

Dernier

Modular Monolith - a Practical Alternative to Microservices @ Devoxx UK 2024
Modular Monolith - a Practical Alternative to Microservices @ Devoxx UK 2024Modular Monolith - a Practical Alternative to Microservices @ Devoxx UK 2024
Modular Monolith - a Practical Alternative to Microservices @ Devoxx UK 2024
Victor Rentea
 
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers:  A Deep Dive into Serverless Spatial Data and FMECloud Frontiers:  A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Safe Software
 
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
?#DUbAI#??##{{(☎️+971_581248768%)**%*]'#abortion pills for sale in dubai@
 
Why Teams call analytics are critical to your entire business
Why Teams call analytics are critical to your entire businessWhy Teams call analytics are critical to your entire business
Why Teams call analytics are critical to your entire business
panagenda
 

Dernier (20)

Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
Connector Corner: Accelerate revenue generation using UiPath API-centric busi...
 
Understanding the FAA Part 107 License ..
Understanding the FAA Part 107 License ..Understanding the FAA Part 107 License ..
Understanding the FAA Part 107 License ..
 
MS Copilot expands with MS Graph connectors
MS Copilot expands with MS Graph connectorsMS Copilot expands with MS Graph connectors
MS Copilot expands with MS Graph connectors
 
Apidays New York 2024 - The value of a flexible API Management solution for O...
Apidays New York 2024 - The value of a flexible API Management solution for O...Apidays New York 2024 - The value of a flexible API Management solution for O...
Apidays New York 2024 - The value of a flexible API Management solution for O...
 
Modular Monolith - a Practical Alternative to Microservices @ Devoxx UK 2024
Modular Monolith - a Practical Alternative to Microservices @ Devoxx UK 2024Modular Monolith - a Practical Alternative to Microservices @ Devoxx UK 2024
Modular Monolith - a Practical Alternative to Microservices @ Devoxx UK 2024
 
Introduction to Multilingual Retrieval Augmented Generation (RAG)
Introduction to Multilingual Retrieval Augmented Generation (RAG)Introduction to Multilingual Retrieval Augmented Generation (RAG)
Introduction to Multilingual Retrieval Augmented Generation (RAG)
 
Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...
Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...
Biography Of Angeliki Cooney | Senior Vice President Life Sciences | Albany, ...
 
Rising Above_ Dubai Floods and the Fortitude of Dubai International Airport.pdf
Rising Above_ Dubai Floods and the Fortitude of Dubai International Airport.pdfRising Above_ Dubai Floods and the Fortitude of Dubai International Airport.pdf
Rising Above_ Dubai Floods and the Fortitude of Dubai International Airport.pdf
 
[BuildWithAI] Introduction to Gemini.pdf
[BuildWithAI] Introduction to Gemini.pdf[BuildWithAI] Introduction to Gemini.pdf
[BuildWithAI] Introduction to Gemini.pdf
 
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers:  A Deep Dive into Serverless Spatial Data and FMECloud Frontiers:  A Deep Dive into Serverless Spatial Data and FME
Cloud Frontiers: A Deep Dive into Serverless Spatial Data and FME
 
How to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected WorkerHow to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected Worker
 
ICT role in 21st century education and its challenges
ICT role in 21st century education and its challengesICT role in 21st century education and its challenges
ICT role in 21st century education and its challenges
 
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
+971581248768>> SAFE AND ORIGINAL ABORTION PILLS FOR SALE IN DUBAI AND ABUDHA...
 
Why Teams call analytics are critical to your entire business
Why Teams call analytics are critical to your entire businessWhy Teams call analytics are critical to your entire business
Why Teams call analytics are critical to your entire business
 
DBX First Quarter 2024 Investor Presentation
DBX First Quarter 2024 Investor PresentationDBX First Quarter 2024 Investor Presentation
DBX First Quarter 2024 Investor Presentation
 
Apidays New York 2024 - Passkeys: Developing APIs to enable passwordless auth...
Apidays New York 2024 - Passkeys: Developing APIs to enable passwordless auth...Apidays New York 2024 - Passkeys: Developing APIs to enable passwordless auth...
Apidays New York 2024 - Passkeys: Developing APIs to enable passwordless auth...
 
TrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data DiscoveryTrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
 
ProductAnonymous-April2024-WinProductDiscovery-MelissaKlemke
ProductAnonymous-April2024-WinProductDiscovery-MelissaKlemkeProductAnonymous-April2024-WinProductDiscovery-MelissaKlemke
ProductAnonymous-April2024-WinProductDiscovery-MelissaKlemke
 
CNIC Information System with Pakdata Cf In Pakistan
CNIC Information System with Pakdata Cf In PakistanCNIC Information System with Pakdata Cf In Pakistan
CNIC Information System with Pakdata Cf In Pakistan
 
DEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
DEV meet-up UiPath Document Understanding May 7 2024 AmsterdamDEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
DEV meet-up UiPath Document Understanding May 7 2024 Amsterdam
 

Quantum Cost Calculation of Reversible Circuit

  • 1. Quantum Cost Calculation of Reversible Circuit Sajib Mitra Department of Computer Science and Engineering University of Dhaka sajibmitra.csedu@yahoo.com
  • 2. OVERVIEW  Reversible Logic  Quantum Computing  Quantum Gates  Realization of Quantum NOT  Quantum wire and Special Cases  Quantum Cost Calculation of RC  Conclusion  Assignment  References
  • 3. Reversible Logic  Equal number of input and output vectors  Preserves an unique mapping between input and output vectors of the particular circuit  One or more operation can implement in a single unit called Reversible Gate  (N x N) Reversible Gate has N number of inputs and N number of outputs where N= {1, 2, 3, …}
  • 4. Reversible Logic (cont…)  Advantage  Recovers bit-loss as well as production of heat  Adaptable for Quantum Computing  Multiple operations in a single cycle  Uses low power CMOS technology
  • 5. Reversible Logic (cont…)  Limitation  Feedback is strictly restricted  Maximum and minimum Fan-out is always one
  • 6. Reversible Logic (cont…) Most Popular reversible gates are as follows: Fig. 3x3 Dimensional Reversible gates
  • 7. Reversible Logic (cont…) Most Popular reversible gates are as follows: Fig. 4x4 Dimensional Reversible gates
  • 8. Quantum Computing  First proposed in the 1970s, quantum computing relies on quantum physics by taking advantage of certain quantum physics properties of atoms or nuclei that allow them to work together as quantum bits, or qubits, to be the computer's processor and memory.  Qubits can perform certain calculations exponentially faster than conventional computers.  Quantum computers encode information as a series of quantum-mechanical states such as spin directions of electrons or polarization orientations of a photon that might represent as 0 or 1 or might represent a superposition of the two values. q =α 0 + β 1
  • 9. Quantum Computing (cont…)  Quantum Computation uses matrix multiplication rather than conventional Boolean operations and the information measurement is realized using qubits rather than bits The matrix operations over qubits are simply specifies by using quantum primitives as follows:
  • 10. Quantum Computing (cont…) Input Output Input/output Symbol A B P Q Pattern 0 0 0 0 00 a 0 1 0 1 01 b 1 0 1 1 10 c 1 1 1 0 11 d
  • 11. Quantum Computing (cont…)
  • 12. Quantum Computing (cont…) Input Output A B P Q 0 0 0 0 0 1 0 1 1 0 1 1 1 1 1 0
  • 13. Quantum Gates Fig: Quantum Gates are used for realizing Reversible Circuit
  • 14. Quantum Gates (cont…)  What is SRN? But
  • 15. Quantum Gates (cont…)  What is SRN? But NOT But How?
  • 16. Realization of Quantum NOT Basic operator for single input line: 1. NOT 2. Coin Flip 3. Quantum Coin Flip
  • 17. Realization of Quantum NOT (cont…)
  • 18. Realization of Quantum NOT (cont…) Probability of 0 or 1 based on Coin Flip: 1 1/2 1/2 0 1 1/2 1/2 1/2 1/2 0 1 0 1 1/4 1/4 1/4 1/4
  • 19. Realization of Quantum NOT (cont…) Probability of 0 or 1 based on Coin Flip: 1 1/2 1/2 So the Probability of P(0)=1/2 0 1 P(1)=1/2 1/2 1/2 1/2 1/2 0 1 0 1 1/4 1/4 1/4 1/4
  • 20. Realization of Quantum NOT (cont…) Probability of |0> or |1> based on Quantum Coin Flip: | 1> 1 1 2 2 | | 0> 1> 1 − 1 1 1 2 2 2 2 | | | | 0> 1> 0> 1> 1 −1 1 1 2 2 2 2
  • 21. Realization of Quantum NOT (cont…) Probability of |0> or |1> based on Quantum Coin Flip: | 1> 1 1 2 2 So the Probability of | | P(|0>)=1 0> 1> P(|1>)=0 1 − 1 1 1 2 2 2 2 | | | | 0> 1> 0> 1> 1 −1 1 1 2 2 2 2
  • 22. Realization of Quantum NOT (cont…)  NOT operation can be divided into to SRN matrix production 1 NO 0 T
  • 23. Quantum Cost (QC) of any reversible circuit is the total number of 2x2 quantum primitives which are used to form equivalent quantum circuit.
  • 24. Quantum Wire and Special Cases (cont…) Quantum XOR gate, cost is 1
  • 25. Quantum Wire and Special Cases (cont…) Two Quantum XOR gates, but cost is 0
  • 26. Quantum Wire and Special Cases (cont…) Quantum Wire
  • 27. Quantum Wire and Special Cases (cont…) Quantum Cost of V and V+ are same , equal to one. SRN and its Hermitian Matrix on same line. VV+= Identity and the total cost = 0
  • 28. Quantum Wire and Special Cases (cont…) SRN and its Hermitian Matrix on same line. VV+= Identity and the total cost = 0
  • 29. Quantum Wire and Special Cases (cont…) The attachment of SRN (Hermitian Matrix of SRN) and EX-OR gate on the same line generates symmetric gate pattern has a cost of 1. Here T= V or V+
  • 30. Quantum Wire and Special Cases (cont…) The cost of all 4x4 Unitary Matrices (b, c, d) and the symmetric gate pattern (e, f, g, h) are unit.
  • 32. Quantum Cost of Toffoli Gate But How?
  • 33. Quantum Cost of Toffoli Gate INPUT OUTPUT a b r 0 0 c 0 1 c 1 0 c 1 1 c’
  • 34. Quantum Cost of Toffoli Gate INPUT OUTPUT a b r 0 0 c 0 1 c 1 0 c 1 1 c’
  • 35. Quantum Cost of Toffoli Gate INPUT OUTPUT a b r 0 0 c 0 1 c 1 0 c 1 1 c’ INPUT OUTPUT a b r 0 0 c 0 1 c 1 0 c 1 1 c’
  • 36. Now
  • 37. Quantum Cost of Toffoli Gate Input Outpu t A B R 0 0 C 0 1 C 1 Have anything wr 0 C 1 1 C’
  • 38. Quantum Cost of Toffoli Gate Input Outpu t A B R 0 0 C 0 1 C 1 0 C 1 1 C’ Ok
  • 39. Quantum Cost of Toffoli Gate (cont…) Alternate representation of Quantum circuit of TG…
  • 40. Quantum Cost of Fredkin Gate But How?
  • 41. Quantum Cost of Fredkin Gate (cont…)
  • 42. Quantum Cost of Fredkin Gate (cont…)
  • 43. Quantum Cost of Fredkin Gate (cont…)
  • 44. Quantum Cost of Fredkin Gate (cont…)
  • 45. Quantum Cost of Fredkin Gate (cont…)
  • 46. Quantum Cost of Fredkin Gate (cont…)
  • 47. Quantum Cost of Peres Gate
  • 48. Quantum Cost of NFT Gate
  • 49. Quantum Cost of NFT Gate
  • 50. Quantum Cost of MIG Gate
  • 51. Assignment Find out cost
  • 52. About Author Sajib Kumar Mitra is an MS student of Dept. of Computer Science and Engineering, University of Dhaka, Dhaka, Bangladesh. His research interests include Electronics, Digital Circuit Design, Logic Design, and Reversible Logic Synthesis.