SlideShare une entreprise Scribd logo
1  sur  27
BY UNSA SHAKIR
Decoders and Encoders
Digital Systems
Lecture
Example
• Implement F = XYZ + YZ with
• 8:1 MUX
• 4:1 MUX
• Establish function in a truth table and design
circuit diagram.
Lecture
Example
• Consider F(A,B,C) = m(1,3,5,6). We can
implement this function using a 4-to-1 MUX as
follows.
• Establish function in a truth table and design
circuit diagram.
Lecture
MUX Example (cont.)
A B C F
0 0 0 0
0 0 1 1
0 1 0 0
0 1 1 1
1 0 0 0
1 0 1 1
1 1 0 1
1 1 1 0
When A=B=0, F=C
When A=0, B=1, F=C
When A=1, B=0, F=C
When A=B=1, F=C’
Lecture
MUX implementation of F(A,B,C) =m(1,3,5,6)
Lecture
Example
• Consider F(A,B,C) = m(1,3,4,11,12,13,14,15).
We can implement this function using a 8-to-1
MUX as follows.
• Establish function in a truth table and design
circuit diagram.
Lecture
A larger Example
Lecture
Encoder/Decoder
ENCODER- a digital circuit that produces a binary
output code depending on which of its inputs are
activated.
DECODER- a digital circuit that converts an input
binary code into a single numeric output.
A0
A1
A2
A3
A4
A5
A6
A7
ENCODER
O0
O1
O2
A0
A1
A2
O0
O1
O2
O3
O4
O5
O6
O7
DECODER
Lecture
Encoders
• Binary code of N digits can be used to store
2N distinct elements of coded information.
• Encoders convert 2N lines of input into a code of N
bits and
Lecture
Encoder Example
Lecture Digital Systems
 In encoder circuit only one input may be set high (1) at a
certain time.
 The output is a 2-bit number.
0
0
1
1
1
0
1
0
0
0
1
0
0
1
0
0
1
0
0
0
0
0
0
1
I3 I2 I1 I0 Y1 Y0
I0
I1
I2
I3
Y1
Y0
• Example: 4-to-2 binary encoder
Lecture
Encoder Example
• Example: 8-to-3 binary encoder (octal-to-binary)
A0 = D1 + D3 + D5 + D7
A1 = D2 + D3 + D6 + D7
A2 = D4 + D5 + D6 + D7
Lecture
Encoder Example (cont.)
Lecture
Lecture
Encoder Example
• Example: 10-to-4 binary encoder
(decimal-to-binary)
Lecture
• Y0 = D1 + D3 + D5 + D7 + D9
• Y1 = D2 + D3 + D6 + D7
• Y2 = D4 + D5 + D6 + D7
• Y3 = D8 + D9
• Example: 10-to-4 binary encoder
(decimal-to-binary)
Lecture
• Example: 10-to-4 binary encoder
(decimal-to-binary)
Lecture
• Example: 10-to-4 binary encoder
(decimal-to-binary)
Lecture
Decoders
Lecture
Binary Decoders
Lecture Digital Systems
 Binary decoders convert an n-bit input to a single output. It
uses its n-bit input to determine which of the 2n outputs will
be uniquely activated.
 Binary decoders can be developed using AND or OR Gates.
 Later on, binary decoders can be implemented in logic
circuits.
 The outputs of a decoder are minterms. That is why
decoders are sometimes called as minterm generators.
 We can easily use a decoder to implement any sum of
minterms expression.
 Note: A minterm is a Boolean expression resulting in 1 only
for the output of a single row (in a truth table) or a single cell
(in a Karnaugh map), and 0s for all other row or cells,
respectively.
Lecture
2-to-4 Binary Decoder
Lecture Digital Systems
 A circuit of 2-to-4 binary decoder is shown below.
Binary
Decoder
2 inputs 4 outputs
Enable
 The truth table shows that for any given input combination,
exactly one output will turn to 1.
 The enable must be set to 1 to get an output.
Lecture
3-to-8 Binary Decoder
Lecture Digital Systems
X Y Z F0 F1 F2 F3 F4 F5 F6 F7
0 0 0 1 0 0 0 0 0 0 0
0 0 1 0 1 0 0 0 0 0 0
0 1 0 0 0 1 0 0 0 0 0
0 1 1 0 0 0 1 0 0 0 0
1 0 0 0 0 0 0 1 0 0 0
1 0 1 0 0 0 0 0 1 0 0
1 1 0 0 0 0 0 0 0 1 0
1 1 1 0 0 0 0 0 0 0 1
 Try to understand the logic circuit of
3-to-8 binary decoder below.
Binary
Decoder
3 inputs 8 outputs
Enable
Lecture
Combinational Circuit Design with Decoders
Example Realize F (X,Y,Z) = Σ (1, 4, 7) with a decoder:
Lecture
Decoder as a Logic Building Block
Lecture
Decoder as a Logic Building Block
Lecture
TEST
A0
A1
A2
A3
A4
A5
A6
A7
ENCODER
O0
O1
O2
O3
A8
A9
INPUT O3 O2 O1 O0
A1=1
A4=1
A6=1
A8=1
Lecture
A0
A1
A2
O0
O1
O2
O3
O4
O5
O6
O7
DECODER
O8
O9
A3
A3 A2 A1 A0 OUTPUT
0 0 0 0
0 1 0 1
0 1 1 1
1 0 0 1
TEST
Lecture
ANSWER THE FOLLOWING QUESTIONS WITH ONE OR MORE OF THESE
WORDS: MUX, DEMUX, ENCODER, DECODER.
A. Has more inputs than outputs. ENCODER, MUX
B. Uses select inputs. MUX, DEMUX
C. Can be used in parallel-to-serial conversion.
MUX
D. Produces a binary code at its output.
ENCODER
E. Only one of its outputs is activated at one time. DEMUX, DECODER
F. Used to route input signals to one of several outputs. MUX
G. Used to generate arbitrary logic functions. MUX, DEMUX
H. 3 line-to-8 line or binary to octal. DECODER
I. Data Selectors are also MUX

Contenu connexe

Tendances (20)

Multiplexers & Demultiplexers
Multiplexers & DemultiplexersMultiplexers & Demultiplexers
Multiplexers & Demultiplexers
 
Digital Logic circuit
Digital Logic circuitDigital Logic circuit
Digital Logic circuit
 
BOOLEAN ALGEBRA & LOGIC GATE
BOOLEAN ALGEBRA & LOGIC GATEBOOLEAN ALGEBRA & LOGIC GATE
BOOLEAN ALGEBRA & LOGIC GATE
 
Decoders
DecodersDecoders
Decoders
 
Multiplexer and demultiplexer applications.ppsx 3
Multiplexer and demultiplexer applications.ppsx 3Multiplexer and demultiplexer applications.ppsx 3
Multiplexer and demultiplexer applications.ppsx 3
 
Encoders
EncodersEncoders
Encoders
 
basic logic gates
 basic logic gates basic logic gates
basic logic gates
 
Digital Logic Design
Digital Logic Design Digital Logic Design
Digital Logic Design
 
Boolean Algebra
Boolean AlgebraBoolean Algebra
Boolean Algebra
 
Encoder
EncoderEncoder
Encoder
 
Digital electronics
Digital electronicsDigital electronics
Digital electronics
 
BCD.
BCD.BCD.
BCD.
 
Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)
Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)
Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)
 
SOP POS, Minterm and Maxterm
SOP POS, Minterm and MaxtermSOP POS, Minterm and Maxterm
SOP POS, Minterm and Maxterm
 
Sequential circuits in Digital Electronics
Sequential circuits in Digital ElectronicsSequential circuits in Digital Electronics
Sequential circuits in Digital Electronics
 
NAND and NOR implementation and Other two level implementation
NAND and NOR implementation and  Other two level implementationNAND and NOR implementation and  Other two level implementation
NAND and NOR implementation and Other two level implementation
 
full subtractor
full subtractorfull subtractor
full subtractor
 
Introduction to Counters
Introduction to CountersIntroduction to Counters
Introduction to Counters
 
Magnitude comparator
Magnitude comparatorMagnitude comparator
Magnitude comparator
 
Basics of digital electronics
Basics of digital electronicsBasics of digital electronics
Basics of digital electronics
 

Similaire à decoder and encoder

Logic Design - Chapter 5: Part1 Combinattional Logic
Logic Design - Chapter 5: Part1 Combinattional LogicLogic Design - Chapter 5: Part1 Combinattional Logic
Logic Design - Chapter 5: Part1 Combinattional LogicGouda Mando
 
Lcdf4 chap 03_p2
Lcdf4 chap 03_p2Lcdf4 chap 03_p2
Lcdf4 chap 03_p2ozgur_can
 
Chapter 4 combinational circuit
Chapter 4 combinational circuit Chapter 4 combinational circuit
Chapter 4 combinational circuit GulAhmad16
 
CH3_Gate Level Minimization.pdf
CH3_Gate Level Minimization.pdfCH3_Gate Level Minimization.pdf
CH3_Gate Level Minimization.pdfSanjoySana2
 
f37-book-intarch-pres-pt1.ppt
f37-book-intarch-pres-pt1.pptf37-book-intarch-pres-pt1.ppt
f37-book-intarch-pres-pt1.pptrickjones250264
 
ENG 202 – Digital Electronics 1 - Chapter 4 (1).pptx
ENG 202 – Digital Electronics 1 - Chapter 4 (1).pptxENG 202 – Digital Electronics 1 - Chapter 4 (1).pptx
ENG 202 – Digital Electronics 1 - Chapter 4 (1).pptxAishah928448
 
f37-book-intarch-pres-pt1.ppt
f37-book-intarch-pres-pt1.pptf37-book-intarch-pres-pt1.ppt
f37-book-intarch-pres-pt1.pptTimothy Paul
 
WEEK 4- DLD-GateLvelMinimization.pptx
WEEK 4- DLD-GateLvelMinimization.pptxWEEK 4- DLD-GateLvelMinimization.pptx
WEEK 4- DLD-GateLvelMinimization.pptxTaoqeerRajput
 
Chapter Eight(3)
Chapter Eight(3)Chapter Eight(3)
Chapter Eight(3)bolovv
 
Digital VLSI - Unit 2.pptx
Digital VLSI - Unit 2.pptxDigital VLSI - Unit 2.pptx
Digital VLSI - Unit 2.pptxSanjaiPrasad
 
Principles of Combinational Logic-1
Principles of Combinational Logic-1Principles of Combinational Logic-1
Principles of Combinational Logic-1Supanna Shirguppe
 
combinational circuits dispositivos .ppt
combinational circuits dispositivos .pptcombinational circuits dispositivos .ppt
combinational circuits dispositivos .pptFilibertoMoralesGarc
 

Similaire à decoder and encoder (20)

Logic Design - Chapter 5: Part1 Combinattional Logic
Logic Design - Chapter 5: Part1 Combinattional LogicLogic Design - Chapter 5: Part1 Combinattional Logic
Logic Design - Chapter 5: Part1 Combinattional Logic
 
Lcdf4 chap 03_p2
Lcdf4 chap 03_p2Lcdf4 chap 03_p2
Lcdf4 chap 03_p2
 
Chapter 4 combinational circuit
Chapter 4 combinational circuit Chapter 4 combinational circuit
Chapter 4 combinational circuit
 
11.ppt
11.ppt11.ppt
11.ppt
 
CH3_Gate Level Minimization.pdf
CH3_Gate Level Minimization.pdfCH3_Gate Level Minimization.pdf
CH3_Gate Level Minimization.pdf
 
Lec 2 digital basics
Lec 2 digital basicsLec 2 digital basics
Lec 2 digital basics
 
f37-book-intarch-pres-pt1.ppt
f37-book-intarch-pres-pt1.pptf37-book-intarch-pres-pt1.ppt
f37-book-intarch-pres-pt1.ppt
 
Digital Basics
Digital BasicsDigital Basics
Digital Basics
 
ENG 202 – Digital Electronics 1 - Chapter 4 (1).pptx
ENG 202 – Digital Electronics 1 - Chapter 4 (1).pptxENG 202 – Digital Electronics 1 - Chapter 4 (1).pptx
ENG 202 – Digital Electronics 1 - Chapter 4 (1).pptx
 
f37-book-intarch-pres-pt1.ppt
f37-book-intarch-pres-pt1.pptf37-book-intarch-pres-pt1.ppt
f37-book-intarch-pres-pt1.ppt
 
f37-book-intarch-pres-pt1.ppt
f37-book-intarch-pres-pt1.pptf37-book-intarch-pres-pt1.ppt
f37-book-intarch-pres-pt1.ppt
 
WEEK 4- DLD-GateLvelMinimization.pptx
WEEK 4- DLD-GateLvelMinimization.pptxWEEK 4- DLD-GateLvelMinimization.pptx
WEEK 4- DLD-GateLvelMinimization.pptx
 
Chapter Eight(3)
Chapter Eight(3)Chapter Eight(3)
Chapter Eight(3)
 
Chapter-04.pdf
Chapter-04.pdfChapter-04.pdf
Chapter-04.pdf
 
Auto Tuning
Auto TuningAuto Tuning
Auto Tuning
 
unit 5.ppt
unit 5.pptunit 5.ppt
unit 5.ppt
 
Digital VLSI - Unit 2.pptx
Digital VLSI - Unit 2.pptxDigital VLSI - Unit 2.pptx
Digital VLSI - Unit 2.pptx
 
Principles of Combinational Logic-1
Principles of Combinational Logic-1Principles of Combinational Logic-1
Principles of Combinational Logic-1
 
Unit-1.pptx
Unit-1.pptxUnit-1.pptx
Unit-1.pptx
 
combinational circuits dispositivos .ppt
combinational circuits dispositivos .pptcombinational circuits dispositivos .ppt
combinational circuits dispositivos .ppt
 

Plus de Unsa Shakir

Single diode circuits
Single diode circuitsSingle diode circuits
Single diode circuitsUnsa Shakir
 
Silicon control rectifier
Silicon control rectifierSilicon control rectifier
Silicon control rectifierUnsa Shakir
 
Operational amplifier
Operational amplifierOperational amplifier
Operational amplifierUnsa Shakir
 
Diode voltage multiplier
Diode voltage multiplierDiode voltage multiplier
Diode voltage multiplierUnsa Shakir
 
Types of transistors
Types of transistorsTypes of transistors
Types of transistorsUnsa Shakir
 
Clipper and clamper circuits
Clipper and clamper circuitsClipper and clamper circuits
Clipper and clamper circuitsUnsa Shakir
 
kinds of distribution
 kinds of distribution kinds of distribution
kinds of distributionUnsa Shakir
 
Probability of card
Probability of  cardProbability of  card
Probability of cardUnsa Shakir
 
hypothesis test
 hypothesis test hypothesis test
hypothesis testUnsa Shakir
 
correlation and regression
correlation and regressioncorrelation and regression
correlation and regressionUnsa Shakir
 
counting techniques
counting techniquescounting techniques
counting techniquesUnsa Shakir
 
analytical representation of data
 analytical representation of data analytical representation of data
analytical representation of dataUnsa Shakir
 
frequency distribution
 frequency distribution frequency distribution
frequency distributionUnsa Shakir
 
graphic representations in statistics
 graphic representations in statistics graphic representations in statistics
graphic representations in statisticsUnsa Shakir
 
introduction to statistical theory
introduction to statistical theoryintroduction to statistical theory
introduction to statistical theoryUnsa Shakir
 

Plus de Unsa Shakir (20)

Types of diode
Types of diodeTypes of diode
Types of diode
 
Transistor
TransistorTransistor
Transistor
 
Single diode circuits
Single diode circuitsSingle diode circuits
Single diode circuits
 
Silicon control rectifier
Silicon control rectifierSilicon control rectifier
Silicon control rectifier
 
Rectifiers
RectifiersRectifiers
Rectifiers
 
Operational amplifier
Operational amplifierOperational amplifier
Operational amplifier
 
Diode voltage multiplier
Diode voltage multiplierDiode voltage multiplier
Diode voltage multiplier
 
Types of transistors
Types of transistorsTypes of transistors
Types of transistors
 
Clipper and clamper circuits
Clipper and clamper circuitsClipper and clamper circuits
Clipper and clamper circuits
 
kinds of distribution
 kinds of distribution kinds of distribution
kinds of distribution
 
Probability of card
Probability of  cardProbability of  card
Probability of card
 
hypothesis test
 hypothesis test hypothesis test
hypothesis test
 
correlation and regression
correlation and regressioncorrelation and regression
correlation and regression
 
probability
probabilityprobability
probability
 
tree diagrams
 tree diagrams tree diagrams
tree diagrams
 
counting techniques
counting techniquescounting techniques
counting techniques
 
analytical representation of data
 analytical representation of data analytical representation of data
analytical representation of data
 
frequency distribution
 frequency distribution frequency distribution
frequency distribution
 
graphic representations in statistics
 graphic representations in statistics graphic representations in statistics
graphic representations in statistics
 
introduction to statistical theory
introduction to statistical theoryintroduction to statistical theory
introduction to statistical theory
 

Dernier

Double Revolving field theory-how the rotor develops torque
Double Revolving field theory-how the rotor develops torqueDouble Revolving field theory-how the rotor develops torque
Double Revolving field theory-how the rotor develops torqueBhangaleSonal
 
VIP Call Girls Palanpur 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Palanpur 7001035870 Whatsapp Number, 24/07 BookingVIP Call Girls Palanpur 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Palanpur 7001035870 Whatsapp Number, 24/07 Bookingdharasingh5698
 
Unit 1 - Soil Classification and Compaction.pdf
Unit 1 - Soil Classification and Compaction.pdfUnit 1 - Soil Classification and Compaction.pdf
Unit 1 - Soil Classification and Compaction.pdfRagavanV2
 
Call for Papers - International Journal of Intelligent Systems and Applicatio...
Call for Papers - International Journal of Intelligent Systems and Applicatio...Call for Papers - International Journal of Intelligent Systems and Applicatio...
Call for Papers - International Journal of Intelligent Systems and Applicatio...Christo Ananth
 
BSides Seattle 2024 - Stopping Ethan Hunt From Taking Your Data.pptx
BSides Seattle 2024 - Stopping Ethan Hunt From Taking Your Data.pptxBSides Seattle 2024 - Stopping Ethan Hunt From Taking Your Data.pptx
BSides Seattle 2024 - Stopping Ethan Hunt From Taking Your Data.pptxfenichawla
 
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
Booking open Available Pune Call Girls Koregaon Park  6297143586 Call Hot Ind...Booking open Available Pune Call Girls Koregaon Park  6297143586 Call Hot Ind...
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...Call Girls in Nagpur High Profile
 
The Most Attractive Pune Call Girls Manchar 8250192130 Will You Miss This Cha...
The Most Attractive Pune Call Girls Manchar 8250192130 Will You Miss This Cha...The Most Attractive Pune Call Girls Manchar 8250192130 Will You Miss This Cha...
The Most Attractive Pune Call Girls Manchar 8250192130 Will You Miss This Cha...ranjana rawat
 
Call Girls In Bangalore ☎ 7737669865 🥵 Book Your One night Stand
Call Girls In Bangalore ☎ 7737669865 🥵 Book Your One night StandCall Girls In Bangalore ☎ 7737669865 🥵 Book Your One night Stand
Call Girls In Bangalore ☎ 7737669865 🥵 Book Your One night Standamitlee9823
 
FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756
FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756
FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756dollysharma2066
 
Thermal Engineering Unit - I & II . ppt
Thermal Engineering  Unit - I & II . pptThermal Engineering  Unit - I & II . ppt
Thermal Engineering Unit - I & II . pptDineshKumar4165
 
chapter 5.pptx: drainage and irrigation engineering
chapter 5.pptx: drainage and irrigation engineeringchapter 5.pptx: drainage and irrigation engineering
chapter 5.pptx: drainage and irrigation engineeringmulugeta48
 
Generative AI or GenAI technology based PPT
Generative AI or GenAI technology based PPTGenerative AI or GenAI technology based PPT
Generative AI or GenAI technology based PPTbhaskargani46
 
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...Christo Ananth
 
VIP Model Call Girls Kothrud ( Pune ) Call ON 8005736733 Starting From 5K to ...
VIP Model Call Girls Kothrud ( Pune ) Call ON 8005736733 Starting From 5K to ...VIP Model Call Girls Kothrud ( Pune ) Call ON 8005736733 Starting From 5K to ...
VIP Model Call Girls Kothrud ( Pune ) Call ON 8005736733 Starting From 5K to ...SUHANI PANDEY
 
UNIT - IV - Air Compressors and its Performance
UNIT - IV - Air Compressors and its PerformanceUNIT - IV - Air Compressors and its Performance
UNIT - IV - Air Compressors and its Performancesivaprakash250
 
Unleashing the Power of the SORA AI lastest leap
Unleashing the Power of the SORA AI lastest leapUnleashing the Power of the SORA AI lastest leap
Unleashing the Power of the SORA AI lastest leapRishantSharmaFr
 
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...Christo Ananth
 
KubeKraft presentation @CloudNativeHooghly
KubeKraft presentation @CloudNativeHooghlyKubeKraft presentation @CloudNativeHooghly
KubeKraft presentation @CloudNativeHooghlysanyuktamishra911
 
Top Rated Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
Top Rated  Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...Top Rated  Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
Top Rated Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...Call Girls in Nagpur High Profile
 

Dernier (20)

Double Revolving field theory-how the rotor develops torque
Double Revolving field theory-how the rotor develops torqueDouble Revolving field theory-how the rotor develops torque
Double Revolving field theory-how the rotor develops torque
 
VIP Call Girls Palanpur 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Palanpur 7001035870 Whatsapp Number, 24/07 BookingVIP Call Girls Palanpur 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Palanpur 7001035870 Whatsapp Number, 24/07 Booking
 
Unit 1 - Soil Classification and Compaction.pdf
Unit 1 - Soil Classification and Compaction.pdfUnit 1 - Soil Classification and Compaction.pdf
Unit 1 - Soil Classification and Compaction.pdf
 
Call for Papers - International Journal of Intelligent Systems and Applicatio...
Call for Papers - International Journal of Intelligent Systems and Applicatio...Call for Papers - International Journal of Intelligent Systems and Applicatio...
Call for Papers - International Journal of Intelligent Systems and Applicatio...
 
BSides Seattle 2024 - Stopping Ethan Hunt From Taking Your Data.pptx
BSides Seattle 2024 - Stopping Ethan Hunt From Taking Your Data.pptxBSides Seattle 2024 - Stopping Ethan Hunt From Taking Your Data.pptx
BSides Seattle 2024 - Stopping Ethan Hunt From Taking Your Data.pptx
 
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
Booking open Available Pune Call Girls Koregaon Park  6297143586 Call Hot Ind...Booking open Available Pune Call Girls Koregaon Park  6297143586 Call Hot Ind...
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
 
The Most Attractive Pune Call Girls Manchar 8250192130 Will You Miss This Cha...
The Most Attractive Pune Call Girls Manchar 8250192130 Will You Miss This Cha...The Most Attractive Pune Call Girls Manchar 8250192130 Will You Miss This Cha...
The Most Attractive Pune Call Girls Manchar 8250192130 Will You Miss This Cha...
 
Call Girls In Bangalore ☎ 7737669865 🥵 Book Your One night Stand
Call Girls In Bangalore ☎ 7737669865 🥵 Book Your One night StandCall Girls In Bangalore ☎ 7737669865 🥵 Book Your One night Stand
Call Girls In Bangalore ☎ 7737669865 🥵 Book Your One night Stand
 
FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756
FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756
FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756
 
Thermal Engineering Unit - I & II . ppt
Thermal Engineering  Unit - I & II . pptThermal Engineering  Unit - I & II . ppt
Thermal Engineering Unit - I & II . ppt
 
chapter 5.pptx: drainage and irrigation engineering
chapter 5.pptx: drainage and irrigation engineeringchapter 5.pptx: drainage and irrigation engineering
chapter 5.pptx: drainage and irrigation engineering
 
Generative AI or GenAI technology based PPT
Generative AI or GenAI technology based PPTGenerative AI or GenAI technology based PPT
Generative AI or GenAI technology based PPT
 
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...
 
VIP Model Call Girls Kothrud ( Pune ) Call ON 8005736733 Starting From 5K to ...
VIP Model Call Girls Kothrud ( Pune ) Call ON 8005736733 Starting From 5K to ...VIP Model Call Girls Kothrud ( Pune ) Call ON 8005736733 Starting From 5K to ...
VIP Model Call Girls Kothrud ( Pune ) Call ON 8005736733 Starting From 5K to ...
 
UNIT - IV - Air Compressors and its Performance
UNIT - IV - Air Compressors and its PerformanceUNIT - IV - Air Compressors and its Performance
UNIT - IV - Air Compressors and its Performance
 
Unleashing the Power of the SORA AI lastest leap
Unleashing the Power of the SORA AI lastest leapUnleashing the Power of the SORA AI lastest leap
Unleashing the Power of the SORA AI lastest leap
 
Roadmap to Membership of RICS - Pathways and Routes
Roadmap to Membership of RICS - Pathways and RoutesRoadmap to Membership of RICS - Pathways and Routes
Roadmap to Membership of RICS - Pathways and Routes
 
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
 
KubeKraft presentation @CloudNativeHooghly
KubeKraft presentation @CloudNativeHooghlyKubeKraft presentation @CloudNativeHooghly
KubeKraft presentation @CloudNativeHooghly
 
Top Rated Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
Top Rated  Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...Top Rated  Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
Top Rated Pune Call Girls Budhwar Peth ⟟ 6297143586 ⟟ Call Me For Genuine Se...
 

decoder and encoder

  • 1. BY UNSA SHAKIR Decoders and Encoders Digital Systems
  • 2. Lecture Example • Implement F = XYZ + YZ with • 8:1 MUX • 4:1 MUX • Establish function in a truth table and design circuit diagram.
  • 3. Lecture Example • Consider F(A,B,C) = m(1,3,5,6). We can implement this function using a 4-to-1 MUX as follows. • Establish function in a truth table and design circuit diagram.
  • 4. Lecture MUX Example (cont.) A B C F 0 0 0 0 0 0 1 1 0 1 0 0 0 1 1 1 1 0 0 0 1 0 1 1 1 1 0 1 1 1 1 0 When A=B=0, F=C When A=0, B=1, F=C When A=1, B=0, F=C When A=B=1, F=C’
  • 5. Lecture MUX implementation of F(A,B,C) =m(1,3,5,6)
  • 6. Lecture Example • Consider F(A,B,C) = m(1,3,4,11,12,13,14,15). We can implement this function using a 8-to-1 MUX as follows. • Establish function in a truth table and design circuit diagram.
  • 8. Lecture Encoder/Decoder ENCODER- a digital circuit that produces a binary output code depending on which of its inputs are activated. DECODER- a digital circuit that converts an input binary code into a single numeric output. A0 A1 A2 A3 A4 A5 A6 A7 ENCODER O0 O1 O2 A0 A1 A2 O0 O1 O2 O3 O4 O5 O6 O7 DECODER
  • 9. Lecture Encoders • Binary code of N digits can be used to store 2N distinct elements of coded information. • Encoders convert 2N lines of input into a code of N bits and
  • 10. Lecture Encoder Example Lecture Digital Systems  In encoder circuit only one input may be set high (1) at a certain time.  The output is a 2-bit number. 0 0 1 1 1 0 1 0 0 0 1 0 0 1 0 0 1 0 0 0 0 0 0 1 I3 I2 I1 I0 Y1 Y0 I0 I1 I2 I3 Y1 Y0 • Example: 4-to-2 binary encoder
  • 11. Lecture Encoder Example • Example: 8-to-3 binary encoder (octal-to-binary) A0 = D1 + D3 + D5 + D7 A1 = D2 + D3 + D6 + D7 A2 = D4 + D5 + D6 + D7
  • 14. Lecture Encoder Example • Example: 10-to-4 binary encoder (decimal-to-binary)
  • 15. Lecture • Y0 = D1 + D3 + D5 + D7 + D9 • Y1 = D2 + D3 + D6 + D7 • Y2 = D4 + D5 + D6 + D7 • Y3 = D8 + D9 • Example: 10-to-4 binary encoder (decimal-to-binary)
  • 16. Lecture • Example: 10-to-4 binary encoder (decimal-to-binary)
  • 17. Lecture • Example: 10-to-4 binary encoder (decimal-to-binary)
  • 19. Lecture Binary Decoders Lecture Digital Systems  Binary decoders convert an n-bit input to a single output. It uses its n-bit input to determine which of the 2n outputs will be uniquely activated.  Binary decoders can be developed using AND or OR Gates.  Later on, binary decoders can be implemented in logic circuits.  The outputs of a decoder are minterms. That is why decoders are sometimes called as minterm generators.  We can easily use a decoder to implement any sum of minterms expression.  Note: A minterm is a Boolean expression resulting in 1 only for the output of a single row (in a truth table) or a single cell (in a Karnaugh map), and 0s for all other row or cells, respectively.
  • 20. Lecture 2-to-4 Binary Decoder Lecture Digital Systems  A circuit of 2-to-4 binary decoder is shown below. Binary Decoder 2 inputs 4 outputs Enable  The truth table shows that for any given input combination, exactly one output will turn to 1.  The enable must be set to 1 to get an output.
  • 21. Lecture 3-to-8 Binary Decoder Lecture Digital Systems X Y Z F0 F1 F2 F3 F4 F5 F6 F7 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 1 1 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 1 0 1 0 0 0 0 0 1 0 0 1 1 0 0 0 0 0 0 0 1 0 1 1 1 0 0 0 0 0 0 0 1  Try to understand the logic circuit of 3-to-8 binary decoder below. Binary Decoder 3 inputs 8 outputs Enable
  • 22. Lecture Combinational Circuit Design with Decoders Example Realize F (X,Y,Z) = Σ (1, 4, 7) with a decoder:
  • 23. Lecture Decoder as a Logic Building Block
  • 24. Lecture Decoder as a Logic Building Block
  • 26. Lecture A0 A1 A2 O0 O1 O2 O3 O4 O5 O6 O7 DECODER O8 O9 A3 A3 A2 A1 A0 OUTPUT 0 0 0 0 0 1 0 1 0 1 1 1 1 0 0 1 TEST
  • 27. Lecture ANSWER THE FOLLOWING QUESTIONS WITH ONE OR MORE OF THESE WORDS: MUX, DEMUX, ENCODER, DECODER. A. Has more inputs than outputs. ENCODER, MUX B. Uses select inputs. MUX, DEMUX C. Can be used in parallel-to-serial conversion. MUX D. Produces a binary code at its output. ENCODER E. Only one of its outputs is activated at one time. DEMUX, DECODER F. Used to route input signals to one of several outputs. MUX G. Used to generate arbitrary logic functions. MUX, DEMUX H. 3 line-to-8 line or binary to octal. DECODER I. Data Selectors are also MUX