SlideShare une entreprise Scribd logo
1  sur  10
RISC & CISC ARCHITECTURES
CISC & RISC
Dr.YNM
INTRODUCTION
The processor designs are broadly classified into two
categories.
i. Complex Instruction Set Computers (CISC) &
ii.Reduced Instruction Set Computers (RISC).
• Earlier days Intel & Motorola processors were
mainly based on CISC design. (For ex: 8085 to
Pentium &Motorola MC68060)
• But the recent trend is to use the RISC designs. For
example the widely used ARM processors are
RISC.
• The ARM is a very popular processor in the market
which is widely used in smartphones Laptops etc.
contd
• The five very popular RISC processors are MIPS,
SPARC, PowerPC, Itanium, and ARM.
• Its clear from the above thatIntel has also shifted to
RISC architecture.For Ex: Itanium is from Intel.
• The RISC approach promises many advantages
over CISC architectures including superior
performance, design simplicity, rapid development
time.
CISC FEATUES
• The Complex Instruction Set Computer systems use
complex instructions.
• For instance assume that you want to add two
numbers. This is a simple instruction.
• Instead assume that an instruction has to copy an
element from one array to another and has to update
both array subscripts automatically.
This is certainly a complex instruction.
• Also , to execute Complex instructions , complex
hardware is aso required which was also expensive.
contd
• During 1950s a concept called microprogrammed
control was introduced.
• A microprogram is a small run-time interpreter that
takes the complex instructions and generates a
sequence of simple instructions that
can be executed by the hardware.
• This is process is as shown in the
diagram.
What is ISA?
• ISA stands for Instruction Set Architecture.
• The ISA specifies how a processor functions i.e
what instructions it executes and what interpretation
is given to these instructions.
i.e the ISA defines a logical processor.
• So, the instruction set architecture (ISA) is a useful
abstraction to understand the processor’s internal
details.
RISC DESIGN
• Basically as the name suggests, the RISC processors
have fewer instructions.
• RISC has simple instructions so that each can be
executed in one cycle.
• RISC processors allow only special Load and Store
operations to access memory.
• This feature simplifies instruction set design as it
allows execution of instructions at a one-instruction-
per-cycle rate.
contd
• As the RISC processors employ register-to-register
instructions, most instructions use register-based
addressing.
• As only the load and store instructions are used for
memory access RISC designs provide very few
addressing modes: some time just one or two.
• Reduced instruction set computers aim for both
simplicity in hardware and synergy between
architectures and compilers.
DIFFERENCES ::CISC &RISC
contd

Contenu connexe

Tendances

Part I:Introduction to assembly language
Part I:Introduction to assembly languagePart I:Introduction to assembly language
Part I:Introduction to assembly language
Ahmed M. Abed
 
Accessing I/O Devices
Accessing I/O DevicesAccessing I/O Devices
Accessing I/O Devices
Slideshare
 
Types of Addressing modes- COA
Types of Addressing modes- COATypes of Addressing modes- COA
Types of Addressing modes- COA
Ruchi Maurya
 

Tendances (20)

Computer architecture
Computer architectureComputer architecture
Computer architecture
 
RISC-V Introduction
RISC-V IntroductionRISC-V Introduction
RISC-V Introduction
 
Question paper with solution the 8051 microcontroller based embedded systems...
Question paper with solution  the 8051 microcontroller based embedded systems...Question paper with solution  the 8051 microcontroller based embedded systems...
Question paper with solution the 8051 microcontroller based embedded systems...
 
Unit 1 Introduction to Embedded computing and ARM processor
Unit 1 Introduction to Embedded computing and ARM processorUnit 1 Introduction to Embedded computing and ARM processor
Unit 1 Introduction to Embedded computing and ARM processor
 
Microprocessor and microcontrollers
Microprocessor and microcontrollersMicroprocessor and microcontrollers
Microprocessor and microcontrollers
 
introduction to microprocessor and microcomputer
introduction to microprocessor and microcomputerintroduction to microprocessor and microcomputer
introduction to microprocessor and microcomputer
 
RISC and CISC Processors
RISC and CISC ProcessorsRISC and CISC Processors
RISC and CISC Processors
 
Part I:Introduction to assembly language
Part I:Introduction to assembly languagePart I:Introduction to assembly language
Part I:Introduction to assembly language
 
ARM Processors
ARM ProcessorsARM Processors
ARM Processors
 
General register organization (computer organization)
General register organization  (computer organization)General register organization  (computer organization)
General register organization (computer organization)
 
Arm processor
Arm processorArm processor
Arm processor
 
mano.ppt
mano.pptmano.ppt
mano.ppt
 
Accessing I/O Devices
Accessing I/O DevicesAccessing I/O Devices
Accessing I/O Devices
 
Presentation on risc pipeline
Presentation on risc pipelinePresentation on risc pipeline
Presentation on risc pipeline
 
Digital electronics
Digital electronicsDigital electronics
Digital electronics
 
Computer architecture
Computer architecture Computer architecture
Computer architecture
 
Memory Segmentation of 8086
Memory Segmentation of 8086Memory Segmentation of 8086
Memory Segmentation of 8086
 
Ppt Digital Electronics
Ppt Digital ElectronicsPpt Digital Electronics
Ppt Digital Electronics
 
Types of Addressing modes- COA
Types of Addressing modes- COATypes of Addressing modes- COA
Types of Addressing modes- COA
 
VLSI subsystem design processes and illustration
VLSI subsystem design processes and illustrationVLSI subsystem design processes and illustration
VLSI subsystem design processes and illustration
 

Similaire à CISC & RISC ARCHITECTURES

CISC VS CISC
CISC VS CISCCISC VS CISC
software engineering CSE675_01_Introduction.ppt
software engineering CSE675_01_Introduction.pptsoftware engineering CSE675_01_Introduction.ppt
software engineering CSE675_01_Introduction.ppt
SomnathMule5
 

Similaire à CISC & RISC ARCHITECTURES (20)

Risc & cisk
Risc & ciskRisc & cisk
Risc & cisk
 
RISC Vs CISC Computer architecture and design
RISC Vs CISC Computer architecture and designRISC Vs CISC Computer architecture and design
RISC Vs CISC Computer architecture and design
 
Dsdco IE: RISC and CISC architectures and design issues
Dsdco IE: RISC and CISC architectures and design issuesDsdco IE: RISC and CISC architectures and design issues
Dsdco IE: RISC and CISC architectures and design issues
 
Risc and cisc eugene clewlow
Risc and cisc   eugene clewlowRisc and cisc   eugene clewlow
Risc and cisc eugene clewlow
 
Risc and cisc eugene clewlow
Risc and cisc   eugene clewlowRisc and cisc   eugene clewlow
Risc and cisc eugene clewlow
 
CISC.pptx
CISC.pptxCISC.pptx
CISC.pptx
 
Processors used in System on chip
Processors used in System on chip Processors used in System on chip
Processors used in System on chip
 
RISC AND CISC.pptx
RISC AND CISC.pptxRISC AND CISC.pptx
RISC AND CISC.pptx
 
risc_and_cisc.ppt
risc_and_cisc.pptrisc_and_cisc.ppt
risc_and_cisc.ppt
 
CISC VS CISC
CISC VS CISCCISC VS CISC
CISC VS CISC
 
Advanced Processor Power Point Presentation
Advanced Processor  Power Point  PresentationAdvanced Processor  Power Point  Presentation
Advanced Processor Power Point Presentation
 
R&c
R&cR&c
R&c
 
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdfCS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
 
software engineering CSE675_01_Introduction.ppt
software engineering CSE675_01_Introduction.pptsoftware engineering CSE675_01_Introduction.ppt
software engineering CSE675_01_Introduction.ppt
 
Risc processors
Risc processorsRisc processors
Risc processors
 
CSE675_01_Introduction.ppt
CSE675_01_Introduction.pptCSE675_01_Introduction.ppt
CSE675_01_Introduction.ppt
 
CSE675_01_Introduction.ppt
CSE675_01_Introduction.pptCSE675_01_Introduction.ppt
CSE675_01_Introduction.ppt
 
Unit I_MT2301.pdf
Unit I_MT2301.pdfUnit I_MT2301.pdf
Unit I_MT2301.pdf
 
Embedded System IoT_4.pptx ppt presentation
Embedded System  IoT_4.pptx ppt presentationEmbedded System  IoT_4.pptx ppt presentation
Embedded System IoT_4.pptx ppt presentation
 
PPT ON RISC
PPT ON RISC PPT ON RISC
PPT ON RISC
 

Plus de Dr.YNM

Plus de Dr.YNM (20)

Introduction to DSP.ppt
Introduction to DSP.pptIntroduction to DSP.ppt
Introduction to DSP.ppt
 
Atmel.ppt
Atmel.pptAtmel.ppt
Atmel.ppt
 
PIC Microcontrollers.ppt
PIC Microcontrollers.pptPIC Microcontrollers.ppt
PIC Microcontrollers.ppt
 
Crystalstructure-.ppt
Crystalstructure-.pptCrystalstructure-.ppt
Crystalstructure-.ppt
 
Basics of OS & RTOS.ppt
Basics of OS & RTOS.pptBasics of OS & RTOS.ppt
Basics of OS & RTOS.ppt
 
Introducion to MSP430 Microcontroller.pptx
Introducion to MSP430 Microcontroller.pptxIntroducion to MSP430 Microcontroller.pptx
Introducion to MSP430 Microcontroller.pptx
 
Microcontroller-8051.ppt
Microcontroller-8051.pptMicrocontroller-8051.ppt
Microcontroller-8051.ppt
 
Introduction to ASICs.pptx
Introduction to ASICs.pptxIntroduction to ASICs.pptx
Introduction to ASICs.pptx
 
VHDL-PRESENTATION.ppt
VHDL-PRESENTATION.pptVHDL-PRESENTATION.ppt
VHDL-PRESENTATION.ppt
 
Basics of data communications.pptx
Basics of data communications.pptxBasics of data communications.pptx
Basics of data communications.pptx
 
CPLD & FPGA Architectures and applictionsplications.pptx
CPLD & FPGA Architectures and applictionsplications.pptxCPLD & FPGA Architectures and applictionsplications.pptx
CPLD & FPGA Architectures and applictionsplications.pptx
 
Transient response of RC , RL circuits with step input
Transient response of RC , RL circuits  with step inputTransient response of RC , RL circuits  with step input
Transient response of RC , RL circuits with step input
 
Lect 4 ARM PROCESSOR ARCHITECTURE
Lect 4 ARM PROCESSOR ARCHITECTURELect 4 ARM PROCESSOR ARCHITECTURE
Lect 4 ARM PROCESSOR ARCHITECTURE
 
Lect 3 ARM PROCESSOR ARCHITECTURE
Lect 3  ARM PROCESSOR ARCHITECTURE Lect 3  ARM PROCESSOR ARCHITECTURE
Lect 3 ARM PROCESSOR ARCHITECTURE
 
Microprocessor Architecture 4
Microprocessor Architecture  4Microprocessor Architecture  4
Microprocessor Architecture 4
 
Lect 2 ARM processor architecture
Lect 2 ARM processor architectureLect 2 ARM processor architecture
Lect 2 ARM processor architecture
 
Microprocessor Architecture-III
Microprocessor Architecture-IIIMicroprocessor Architecture-III
Microprocessor Architecture-III
 
LECT 1: ARM PROCESSORS
LECT 1: ARM PROCESSORSLECT 1: ARM PROCESSORS
LECT 1: ARM PROCESSORS
 
Microprocessor architecture II
Microprocessor architecture   IIMicroprocessor architecture   II
Microprocessor architecture II
 
Verilog Test Bench
Verilog Test BenchVerilog Test Bench
Verilog Test Bench
 

Dernier

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
ssuser89054b
 
Integrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - NeometrixIntegrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - Neometrix
Neometrix_Engineering_Pvt_Ltd
 
"Lesotho Leaps Forward: A Chronicle of Transformative Developments"
"Lesotho Leaps Forward: A Chronicle of Transformative Developments""Lesotho Leaps Forward: A Chronicle of Transformative Developments"
"Lesotho Leaps Forward: A Chronicle of Transformative Developments"
mphochane1998
 

Dernier (20)

457503602-5-Gas-Well-Testing-and-Analysis-pptx.pptx
457503602-5-Gas-Well-Testing-and-Analysis-pptx.pptx457503602-5-Gas-Well-Testing-and-Analysis-pptx.pptx
457503602-5-Gas-Well-Testing-and-Analysis-pptx.pptx
 
Work-Permit-Receiver-in-Saudi-Aramco.pptx
Work-Permit-Receiver-in-Saudi-Aramco.pptxWork-Permit-Receiver-in-Saudi-Aramco.pptx
Work-Permit-Receiver-in-Saudi-Aramco.pptx
 
Learn the concepts of Thermodynamics on Magic Marks
Learn the concepts of Thermodynamics on Magic MarksLearn the concepts of Thermodynamics on Magic Marks
Learn the concepts of Thermodynamics on Magic Marks
 
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
 
Design For Accessibility: Getting it right from the start
Design For Accessibility: Getting it right from the startDesign For Accessibility: Getting it right from the start
Design For Accessibility: Getting it right from the start
 
Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...
Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...
Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...
 
Thermal Engineering Unit - I & II . ppt
Thermal Engineering  Unit - I & II . pptThermal Engineering  Unit - I & II . ppt
Thermal Engineering Unit - I & II . ppt
 
Unleashing the Power of the SORA AI lastest leap
Unleashing the Power of the SORA AI lastest leapUnleashing the Power of the SORA AI lastest leap
Unleashing the Power of the SORA AI lastest leap
 
Introduction to Serverless with AWS Lambda
Introduction to Serverless with AWS LambdaIntroduction to Serverless with AWS Lambda
Introduction to Serverless with AWS Lambda
 
Computer Networks Basics of Network Devices
Computer Networks  Basics of Network DevicesComputer Networks  Basics of Network Devices
Computer Networks Basics of Network Devices
 
Integrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - NeometrixIntegrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - Neometrix
 
Thermal Engineering -unit - III & IV.ppt
Thermal Engineering -unit - III & IV.pptThermal Engineering -unit - III & IV.ppt
Thermal Engineering -unit - III & IV.ppt
 
Theory of Time 2024 (Universal Theory for Everything)
Theory of Time 2024 (Universal Theory for Everything)Theory of Time 2024 (Universal Theory for Everything)
Theory of Time 2024 (Universal Theory for Everything)
 
HAND TOOLS USED AT ELECTRONICS WORK PRESENTED BY KOUSTAV SARKAR
HAND TOOLS USED AT ELECTRONICS WORK PRESENTED BY KOUSTAV SARKARHAND TOOLS USED AT ELECTRONICS WORK PRESENTED BY KOUSTAV SARKAR
HAND TOOLS USED AT ELECTRONICS WORK PRESENTED BY KOUSTAV SARKAR
 
COST-EFFETIVE and Energy Efficient BUILDINGS ptx
COST-EFFETIVE  and Energy Efficient BUILDINGS ptxCOST-EFFETIVE  and Energy Efficient BUILDINGS ptx
COST-EFFETIVE and Energy Efficient BUILDINGS ptx
 
"Lesotho Leaps Forward: A Chronicle of Transformative Developments"
"Lesotho Leaps Forward: A Chronicle of Transformative Developments""Lesotho Leaps Forward: A Chronicle of Transformative Developments"
"Lesotho Leaps Forward: A Chronicle of Transformative Developments"
 
Hostel management system project report..pdf
Hostel management system project report..pdfHostel management system project report..pdf
Hostel management system project report..pdf
 
DC MACHINE-Motoring and generation, Armature circuit equation
DC MACHINE-Motoring and generation, Armature circuit equationDC MACHINE-Motoring and generation, Armature circuit equation
DC MACHINE-Motoring and generation, Armature circuit equation
 
FEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced Loads
FEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced LoadsFEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced Loads
FEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced Loads
 
💚Trustworthy Call Girls Pune Call Girls Service Just Call 🍑👄6378878445 🍑👄 Top...
💚Trustworthy Call Girls Pune Call Girls Service Just Call 🍑👄6378878445 🍑👄 Top...💚Trustworthy Call Girls Pune Call Girls Service Just Call 🍑👄6378878445 🍑👄 Top...
💚Trustworthy Call Girls Pune Call Girls Service Just Call 🍑👄6378878445 🍑👄 Top...
 

CISC & RISC ARCHITECTURES

  • 1. RISC & CISC ARCHITECTURES CISC & RISC Dr.YNM
  • 2. INTRODUCTION The processor designs are broadly classified into two categories. i. Complex Instruction Set Computers (CISC) & ii.Reduced Instruction Set Computers (RISC). • Earlier days Intel & Motorola processors were mainly based on CISC design. (For ex: 8085 to Pentium &Motorola MC68060) • But the recent trend is to use the RISC designs. For example the widely used ARM processors are RISC. • The ARM is a very popular processor in the market which is widely used in smartphones Laptops etc.
  • 3. contd • The five very popular RISC processors are MIPS, SPARC, PowerPC, Itanium, and ARM. • Its clear from the above thatIntel has also shifted to RISC architecture.For Ex: Itanium is from Intel. • The RISC approach promises many advantages over CISC architectures including superior performance, design simplicity, rapid development time.
  • 4. CISC FEATUES • The Complex Instruction Set Computer systems use complex instructions. • For instance assume that you want to add two numbers. This is a simple instruction. • Instead assume that an instruction has to copy an element from one array to another and has to update both array subscripts automatically. This is certainly a complex instruction. • Also , to execute Complex instructions , complex hardware is aso required which was also expensive.
  • 5. contd • During 1950s a concept called microprogrammed control was introduced. • A microprogram is a small run-time interpreter that takes the complex instructions and generates a sequence of simple instructions that can be executed by the hardware. • This is process is as shown in the diagram.
  • 6. What is ISA? • ISA stands for Instruction Set Architecture. • The ISA specifies how a processor functions i.e what instructions it executes and what interpretation is given to these instructions. i.e the ISA defines a logical processor. • So, the instruction set architecture (ISA) is a useful abstraction to understand the processor’s internal details.
  • 7. RISC DESIGN • Basically as the name suggests, the RISC processors have fewer instructions. • RISC has simple instructions so that each can be executed in one cycle. • RISC processors allow only special Load and Store operations to access memory. • This feature simplifies instruction set design as it allows execution of instructions at a one-instruction- per-cycle rate.
  • 8. contd • As the RISC processors employ register-to-register instructions, most instructions use register-based addressing. • As only the load and store instructions are used for memory access RISC designs provide very few addressing modes: some time just one or two. • Reduced instruction set computers aim for both simplicity in hardware and synergy between architectures and compilers.
  • 10. contd