SlideShare une entreprise Scribd logo
1  sur  23
Computer Memory
&
Computer Buses
Unit-I
Memory Types
I. Primary Memory
a)RAM
i. SRAM
ii. DRAM

b)ROM
i. PROM
ii. EPROM

c)Hybrid
i.

EEPROM

d)Cache Memory
e)Virtual Memory
Primary Memory
 Primary storage (or main memory or internal
memory), often referred to simply as memory, is the
only one directly accessible to the CPU. The CPU
continuously reads instructions stored there and
executes them as required.
 Main memory is directly or indirectly connected to
the CPU via a memory bus. It is actually two buses an
address bus and a data bus. The CPU firstly sends a
number through an address bus, a number called
memory address, that indicates the desired location
of data. Then it reads or writes the data itself using
the data bus.
 It is divided into RAM and ROM.
RAM

1)
2)

The RAM family includes two important memory devices:
static RAM (SRAM) and dynamic RAM (DRAM). The primary
difference between them is the lifetime of the data they
store.
SRAM retains its contents as long as electrical power is
applied to the chip. If the power is turned off or lost
temporarily, its contents will be lost forever.
DRAM, on the other hand, has an extremely short data
lifetime-typically about four milliseconds. This is true even
when power is applied constantly. DRAM controller is used
to refresh the data before it expires, the contents of
memory can be kept alive for as long as they are needed.
So DRAM is as useful as SRAM after all.
ROM
Memories in the ROM family are distinguished by the
methods used to write new data to them (usually
called programming), and the number of times they
can be rewritten. This classification reflects the
evolution of ROM devices from hardwired to
programmable to erasable-and-programmable. A
common feature is their ability to retain data and
programs forever, even during a power failure. The
contents of the ROM had to be specified before chip
production, so the actual data could be used to
arrange the transistors inside the chip.
PROM
One step up from the masked ROM is the PROM
(programmable ROM), which is purchased in an
unprogrammed state. If you were to look at the
contents of an unprogrammed PROM, the data is
made up entirely of 1's. The process of writing your
data to the PROM involves a special piece of
equipment called a device programmer. The device
programmer writes data to the device one word at a
time by applying an electrical charge to the input
pins of the chip. Once a PROM has been
programmed in this way, its contents can never be
changed. If the code or data stored in the PROM
must be changed, the current device must be
discarded. As a result, PROMs are also known as onetime programmable (OTP) devices.
EPROM
An EPROM (erasable-and-programmable ROM) is
programmed in exactly the same manner as a PROM.
However, EPROMs can be erased and reprogrammed
repeatedly. To erase an EPROM, you simply expose
the device to a strong source of ultraviolet light. (A
window in the top of the device allows the light to
reach the silicon.) By doing this, you essentially reset
the entire chip to its initial-unprogrammed-state.
Though more expensive than PROMs, their ability to
be reprogrammed makes EPROMs an essential part
of the software development and testing process.
 EEPROMS
electrically-erasable-and-programmable.
Internally,
they are similar to EPROMs, but the erase operation
is accomplished electrically, rather than by exposure
to ultraviolet light. Any byte within an EEPROM may
be erased and rewritten. Once written, the new data
will remain in the device forever-or at least until it is
electrically erased. The primary tradeoff for this
improved functionality is higher cost, though write
cycles are also significantly longer than writes to a
RAM. So you wouldn't want to use an EEPROM for
your main system memory.
Cache Memory
 A CPU cache is a cache used by the central processing unit of
a computer to reduce the average time to access memory.
The cache is a smaller, faster memory which stores copies of
the data from the most frequently used main memory
locations. As long as most memory accesses are cached
memory locations, the average latency of memory accesses
will be closer to the cache latency than to the latency of main
memory.
 When the processor needs to read from or write to a location
in main memory, it first checks whether a copy of that data is
in the cache. If so, the processor immediately reads from or
writes to the cache, which is much faster than reading from
or writing to main memory
Cache Memory
The diagram on the right shows two memories. Each location in each
memory has a datum (a cache line), which in different designs ranges
in size from 8 to 512 bytes. The size of the cache line is usually larger
than the size of the usual access requested by a CPU instruction,
which ranges from 1 to 16 bytes.
Each location in each memory also
has an index, which is a unique number
used to refer to that location.The index
for a location in main memory is called
an address. Each location in the cache
has a tag that contains the index of the
datum in main memory that has been
cached. In a CPU's data cache these entries
are called cache lines or cache blocks.
Virtual Memory
It is a computer system technique which gives an
application program the impression that it has
contiguous working memory (an address space),
while in fact it may be physically fragmented and
may even overflow on to disk storage.
computer operating systems generally use virtual
memory techniques for ordinary applications,
such
as
word
processors,
spreadsheets,multimedia,players
accounting,
etc., except where the required hardware
support (memory management unit)
is
unavailable or insufficient.
Memory
Memory
Memory
Memory
Memory
Memory
Memory
Memory

Contenu connexe

Tendances (20)

Random Access Memory ppt
Random Access Memory pptRandom Access Memory ppt
Random Access Memory ppt
 
Memory Technology
Memory TechnologyMemory Technology
Memory Technology
 
Types of rom
Types of romTypes of rom
Types of rom
 
memory classification
memory classificationmemory classification
memory classification
 
Memory
MemoryMemory
Memory
 
Memory types
Memory typesMemory types
Memory types
 
Rom
RomRom
Rom
 
Rom.ppt
Rom.pptRom.ppt
Rom.ppt
 
M E M O R Y
M E M O R YM E M O R Y
M E M O R Y
 
Internal memory
Internal memoryInternal memory
Internal memory
 
Digital design chap 5
Digital design   chap 5Digital design   chap 5
Digital design chap 5
 
Semiconductor memories and auxiliary memories
Semiconductor memories and auxiliary memoriesSemiconductor memories and auxiliary memories
Semiconductor memories and auxiliary memories
 
Basics Of Semiconductor Memories
Basics Of Semiconductor MemoriesBasics Of Semiconductor Memories
Basics Of Semiconductor Memories
 
Types of Computer Memories
Types of Computer MemoriesTypes of Computer Memories
Types of Computer Memories
 
memory
memorymemory
memory
 
Memory Unit For engineering
Memory Unit For engineeringMemory Unit For engineering
Memory Unit For engineering
 
memory hierarchy
memory hierarchymemory hierarchy
memory hierarchy
 
Main Memory RAM and ROM
Main Memory RAM and ROMMain Memory RAM and ROM
Main Memory RAM and ROM
 
Satish gupta
Satish guptaSatish gupta
Satish gupta
 
Memory
MemoryMemory
Memory
 

En vedette

En vedette (7)

01buses ver2_
01buses  ver2_01buses  ver2_
01buses ver2_
 
03 Buses
03 Buses03 Buses
03 Buses
 
Buses in a computer
Buses in a computerBuses in a computer
Buses in a computer
 
Types Of Buses
Types Of BusesTypes Of Buses
Types Of Buses
 
Intro to Buses (Computer Architecture)
Intro to Buses  (Computer Architecture)Intro to Buses  (Computer Architecture)
Intro to Buses (Computer Architecture)
 
13.computer buses
13.computer buses13.computer buses
13.computer buses
 
Types of buses of computer
Types of buses of computerTypes of buses of computer
Types of buses of computer
 

Similaire à Memory

Memory-Usage.pptx
Memory-Usage.pptxMemory-Usage.pptx
Memory-Usage.pptxKimGerero
 
Storage Devices
Storage DevicesStorage Devices
Storage DevicesAshish KC
 
Bca 2nd sem-u-1.7 digital logic circuits, digital component memory unit
Bca 2nd sem-u-1.7 digital logic circuits, digital component memory unitBca 2nd sem-u-1.7 digital logic circuits, digital component memory unit
Bca 2nd sem-u-1.7 digital logic circuits, digital component memory unitRai University
 
Memories in digital electronics
Memories in digital electronicsMemories in digital electronics
Memories in digital electronicsSijuGeorge10
 
B.sc cs-ii-u-1.7 digital logic circuits, digital component memory unit
B.sc cs-ii-u-1.7 digital logic circuits, digital component memory unitB.sc cs-ii-u-1.7 digital logic circuits, digital component memory unit
B.sc cs-ii-u-1.7 digital logic circuits, digital component memory unitRai University
 
COMPUTER MEMORY
COMPUTER MEMORYCOMPUTER MEMORY
COMPUTER MEMORYRajat More
 
Lincoln khan computer presentation
Lincoln khan computer presentationLincoln khan computer presentation
Lincoln khan computer presentationLincoln khan
 
What is Computer Memory.ppt
What is Computer Memory.pptWhat is Computer Memory.ppt
What is Computer Memory.pptMuhammad Naeem
 
Presentation2 (1).pp text book for students
Presentation2 (1).pp text book for studentsPresentation2 (1).pp text book for students
Presentation2 (1).pp text book for studentsaddokenneth58
 
8085 interfacing with memory chips
8085 interfacing with memory chips8085 interfacing with memory chips
8085 interfacing with memory chipsSrikrishna Thota
 
Basic computer hardware terminology
Basic computer hardware terminologyBasic computer hardware terminology
Basic computer hardware terminologyImtiyaz Husaini
 
2. the memory systems (module2)
2. the memory systems (module2)2. the memory systems (module2)
2. the memory systems (module2)Ajit Saraf
 
Giao trinh he thong nhung vdk h8
Giao trinh he thong nhung   vdk h8Giao trinh he thong nhung   vdk h8
Giao trinh he thong nhung vdk h8LÊ Tuấn
 

Similaire à Memory (20)

Memory units
Memory unitsMemory units
Memory units
 
Memory managment
Memory managmentMemory managment
Memory managment
 
Memory-Usage.pptx
Memory-Usage.pptxMemory-Usage.pptx
Memory-Usage.pptx
 
Storage Devices
Storage DevicesStorage Devices
Storage Devices
 
Bca 2nd sem-u-1.7 digital logic circuits, digital component memory unit
Bca 2nd sem-u-1.7 digital logic circuits, digital component memory unitBca 2nd sem-u-1.7 digital logic circuits, digital component memory unit
Bca 2nd sem-u-1.7 digital logic circuits, digital component memory unit
 
Memories in digital electronics
Memories in digital electronicsMemories in digital electronics
Memories in digital electronics
 
B.sc cs-ii-u-1.7 digital logic circuits, digital component memory unit
B.sc cs-ii-u-1.7 digital logic circuits, digital component memory unitB.sc cs-ii-u-1.7 digital logic circuits, digital component memory unit
B.sc cs-ii-u-1.7 digital logic circuits, digital component memory unit
 
COMPUTER MEMORY
COMPUTER MEMORYCOMPUTER MEMORY
COMPUTER MEMORY
 
Memory devices
Memory devicesMemory devices
Memory devices
 
Memory
MemoryMemory
Memory
 
Lincoln khan computer presentation
Lincoln khan computer presentationLincoln khan computer presentation
Lincoln khan computer presentation
 
Computer memory
Computer memoryComputer memory
Computer memory
 
What is Computer Memory.ppt
What is Computer Memory.pptWhat is Computer Memory.ppt
What is Computer Memory.ppt
 
Presentation2 (1).pp text book for students
Presentation2 (1).pp text book for studentsPresentation2 (1).pp text book for students
Presentation2 (1).pp text book for students
 
8085 interfacing with memory chips
8085 interfacing with memory chips8085 interfacing with memory chips
8085 interfacing with memory chips
 
Basic computer hardware terminology
Basic computer hardware terminologyBasic computer hardware terminology
Basic computer hardware terminology
 
2. the memory systems (module2)
2. the memory systems (module2)2. the memory systems (module2)
2. the memory systems (module2)
 
ROM
ROMROM
ROM
 
RAM And ROM
RAM And ROMRAM And ROM
RAM And ROM
 
Giao trinh he thong nhung vdk h8
Giao trinh he thong nhung   vdk h8Giao trinh he thong nhung   vdk h8
Giao trinh he thong nhung vdk h8
 

Plus de Kumar

Graphics devices
Graphics devicesGraphics devices
Graphics devicesKumar
 
Fill area algorithms
Fill area algorithmsFill area algorithms
Fill area algorithmsKumar
 
region-filling
region-fillingregion-filling
region-fillingKumar
 
Bresenham derivation
Bresenham derivationBresenham derivation
Bresenham derivationKumar
 
Bresenham circles and polygons derication
Bresenham circles and polygons dericationBresenham circles and polygons derication
Bresenham circles and polygons dericationKumar
 
Introductionto xslt
Introductionto xsltIntroductionto xslt
Introductionto xsltKumar
 
Extracting data from xml
Extracting data from xmlExtracting data from xml
Extracting data from xmlKumar
 
Xml basics
Xml basicsXml basics
Xml basicsKumar
 
XML Schema
XML SchemaXML Schema
XML SchemaKumar
 
Publishing xml
Publishing xmlPublishing xml
Publishing xmlKumar
 
Applying xml
Applying xmlApplying xml
Applying xmlKumar
 
Introduction to XML
Introduction to XMLIntroduction to XML
Introduction to XMLKumar
 
How to deploy a j2ee application
How to deploy a j2ee applicationHow to deploy a j2ee application
How to deploy a j2ee applicationKumar
 
JNDI, JMS, JPA, XML
JNDI, JMS, JPA, XMLJNDI, JMS, JPA, XML
JNDI, JMS, JPA, XMLKumar
 
EJB Fundmentals
EJB FundmentalsEJB Fundmentals
EJB FundmentalsKumar
 
JSP and struts programming
JSP and struts programmingJSP and struts programming
JSP and struts programmingKumar
 
java servlet and servlet programming
java servlet and servlet programmingjava servlet and servlet programming
java servlet and servlet programmingKumar
 
Introduction to JDBC and JDBC Drivers
Introduction to JDBC and JDBC DriversIntroduction to JDBC and JDBC Drivers
Introduction to JDBC and JDBC DriversKumar
 
Introduction to J2EE
Introduction to J2EEIntroduction to J2EE
Introduction to J2EEKumar
 

Plus de Kumar (20)

Graphics devices
Graphics devicesGraphics devices
Graphics devices
 
Fill area algorithms
Fill area algorithmsFill area algorithms
Fill area algorithms
 
region-filling
region-fillingregion-filling
region-filling
 
Bresenham derivation
Bresenham derivationBresenham derivation
Bresenham derivation
 
Bresenham circles and polygons derication
Bresenham circles and polygons dericationBresenham circles and polygons derication
Bresenham circles and polygons derication
 
Introductionto xslt
Introductionto xsltIntroductionto xslt
Introductionto xslt
 
Extracting data from xml
Extracting data from xmlExtracting data from xml
Extracting data from xml
 
Xml basics
Xml basicsXml basics
Xml basics
 
XML Schema
XML SchemaXML Schema
XML Schema
 
Publishing xml
Publishing xmlPublishing xml
Publishing xml
 
DTD
DTDDTD
DTD
 
Applying xml
Applying xmlApplying xml
Applying xml
 
Introduction to XML
Introduction to XMLIntroduction to XML
Introduction to XML
 
How to deploy a j2ee application
How to deploy a j2ee applicationHow to deploy a j2ee application
How to deploy a j2ee application
 
JNDI, JMS, JPA, XML
JNDI, JMS, JPA, XMLJNDI, JMS, JPA, XML
JNDI, JMS, JPA, XML
 
EJB Fundmentals
EJB FundmentalsEJB Fundmentals
EJB Fundmentals
 
JSP and struts programming
JSP and struts programmingJSP and struts programming
JSP and struts programming
 
java servlet and servlet programming
java servlet and servlet programmingjava servlet and servlet programming
java servlet and servlet programming
 
Introduction to JDBC and JDBC Drivers
Introduction to JDBC and JDBC DriversIntroduction to JDBC and JDBC Drivers
Introduction to JDBC and JDBC Drivers
 
Introduction to J2EE
Introduction to J2EEIntroduction to J2EE
Introduction to J2EE
 

Dernier

Sports & Fitness Value Added Course FY..
Sports & Fitness Value Added Course FY..Sports & Fitness Value Added Course FY..
Sports & Fitness Value Added Course FY..Disha Kariya
 
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in DelhiRussian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhikauryashika82
 
Unit-IV- Pharma. Marketing Channels.pptx
Unit-IV- Pharma. Marketing Channels.pptxUnit-IV- Pharma. Marketing Channels.pptx
Unit-IV- Pharma. Marketing Channels.pptxVishalSingh1417
 
Ecosystem Interactions Class Discussion Presentation in Blue Green Lined Styl...
Ecosystem Interactions Class Discussion Presentation in Blue Green Lined Styl...Ecosystem Interactions Class Discussion Presentation in Blue Green Lined Styl...
Ecosystem Interactions Class Discussion Presentation in Blue Green Lined Styl...fonyou31
 
Beyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactBeyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactPECB
 
Accessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impactAccessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impactdawncurless
 
Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17Celine George
 
Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111Sapana Sha
 
Nutritional Needs Presentation - HLTH 104
Nutritional Needs Presentation - HLTH 104Nutritional Needs Presentation - HLTH 104
Nutritional Needs Presentation - HLTH 104misteraugie
 
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...Krashi Coaching
 
Q4-W6-Restating Informational Text Grade 3
Q4-W6-Restating Informational Text Grade 3Q4-W6-Restating Informational Text Grade 3
Q4-W6-Restating Informational Text Grade 3JemimahLaneBuaron
 
Paris 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activityParis 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activityGeoBlogs
 
BAG TECHNIQUE Bag technique-a tool making use of public health bag through wh...
BAG TECHNIQUE Bag technique-a tool making use of public health bag through wh...BAG TECHNIQUE Bag technique-a tool making use of public health bag through wh...
BAG TECHNIQUE Bag technique-a tool making use of public health bag through wh...Sapna Thakur
 
Disha NEET Physics Guide for classes 11 and 12.pdf
Disha NEET Physics Guide for classes 11 and 12.pdfDisha NEET Physics Guide for classes 11 and 12.pdf
Disha NEET Physics Guide for classes 11 and 12.pdfchloefrazer622
 
social pharmacy d-pharm 1st year by Pragati K. Mahajan
social pharmacy d-pharm 1st year by Pragati K. Mahajansocial pharmacy d-pharm 1st year by Pragati K. Mahajan
social pharmacy d-pharm 1st year by Pragati K. Mahajanpragatimahajan3
 
1029-Danh muc Sach Giao Khoa khoi 6.pdf
1029-Danh muc Sach Giao Khoa khoi  6.pdf1029-Danh muc Sach Giao Khoa khoi  6.pdf
1029-Danh muc Sach Giao Khoa khoi 6.pdfQucHHunhnh
 
Student login on Anyboli platform.helpin
Student login on Anyboli platform.helpinStudent login on Anyboli platform.helpin
Student login on Anyboli platform.helpinRaunakKeshri1
 
General AI for Medical Educators April 2024
General AI for Medical Educators April 2024General AI for Medical Educators April 2024
General AI for Medical Educators April 2024Janet Corral
 

Dernier (20)

Sports & Fitness Value Added Course FY..
Sports & Fitness Value Added Course FY..Sports & Fitness Value Added Course FY..
Sports & Fitness Value Added Course FY..
 
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in DelhiRussian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
 
Unit-IV- Pharma. Marketing Channels.pptx
Unit-IV- Pharma. Marketing Channels.pptxUnit-IV- Pharma. Marketing Channels.pptx
Unit-IV- Pharma. Marketing Channels.pptx
 
Ecosystem Interactions Class Discussion Presentation in Blue Green Lined Styl...
Ecosystem Interactions Class Discussion Presentation in Blue Green Lined Styl...Ecosystem Interactions Class Discussion Presentation in Blue Green Lined Styl...
Ecosystem Interactions Class Discussion Presentation in Blue Green Lined Styl...
 
Beyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactBeyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global Impact
 
Accessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impactAccessible design: Minimum effort, maximum impact
Accessible design: Minimum effort, maximum impact
 
Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17
 
Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111
 
Nutritional Needs Presentation - HLTH 104
Nutritional Needs Presentation - HLTH 104Nutritional Needs Presentation - HLTH 104
Nutritional Needs Presentation - HLTH 104
 
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...
 
Q4-W6-Restating Informational Text Grade 3
Q4-W6-Restating Informational Text Grade 3Q4-W6-Restating Informational Text Grade 3
Q4-W6-Restating Informational Text Grade 3
 
Mattingly "AI & Prompt Design: Structured Data, Assistants, & RAG"
Mattingly "AI & Prompt Design: Structured Data, Assistants, & RAG"Mattingly "AI & Prompt Design: Structured Data, Assistants, & RAG"
Mattingly "AI & Prompt Design: Structured Data, Assistants, & RAG"
 
Paris 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activityParis 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activity
 
BAG TECHNIQUE Bag technique-a tool making use of public health bag through wh...
BAG TECHNIQUE Bag technique-a tool making use of public health bag through wh...BAG TECHNIQUE Bag technique-a tool making use of public health bag through wh...
BAG TECHNIQUE Bag technique-a tool making use of public health bag through wh...
 
Disha NEET Physics Guide for classes 11 and 12.pdf
Disha NEET Physics Guide for classes 11 and 12.pdfDisha NEET Physics Guide for classes 11 and 12.pdf
Disha NEET Physics Guide for classes 11 and 12.pdf
 
social pharmacy d-pharm 1st year by Pragati K. Mahajan
social pharmacy d-pharm 1st year by Pragati K. Mahajansocial pharmacy d-pharm 1st year by Pragati K. Mahajan
social pharmacy d-pharm 1st year by Pragati K. Mahajan
 
1029-Danh muc Sach Giao Khoa khoi 6.pdf
1029-Danh muc Sach Giao Khoa khoi  6.pdf1029-Danh muc Sach Giao Khoa khoi  6.pdf
1029-Danh muc Sach Giao Khoa khoi 6.pdf
 
Student login on Anyboli platform.helpin
Student login on Anyboli platform.helpinStudent login on Anyboli platform.helpin
Student login on Anyboli platform.helpin
 
Mattingly "AI & Prompt Design: The Basics of Prompt Design"
Mattingly "AI & Prompt Design: The Basics of Prompt Design"Mattingly "AI & Prompt Design: The Basics of Prompt Design"
Mattingly "AI & Prompt Design: The Basics of Prompt Design"
 
General AI for Medical Educators April 2024
General AI for Medical Educators April 2024General AI for Medical Educators April 2024
General AI for Medical Educators April 2024
 

Memory

  • 2.
  • 3. Memory Types I. Primary Memory a)RAM i. SRAM ii. DRAM b)ROM i. PROM ii. EPROM c)Hybrid i. EEPROM d)Cache Memory e)Virtual Memory
  • 4.
  • 5. Primary Memory  Primary storage (or main memory or internal memory), often referred to simply as memory, is the only one directly accessible to the CPU. The CPU continuously reads instructions stored there and executes them as required.  Main memory is directly or indirectly connected to the CPU via a memory bus. It is actually two buses an address bus and a data bus. The CPU firstly sends a number through an address bus, a number called memory address, that indicates the desired location of data. Then it reads or writes the data itself using the data bus.  It is divided into RAM and ROM.
  • 6.
  • 7. RAM 1) 2) The RAM family includes two important memory devices: static RAM (SRAM) and dynamic RAM (DRAM). The primary difference between them is the lifetime of the data they store. SRAM retains its contents as long as electrical power is applied to the chip. If the power is turned off or lost temporarily, its contents will be lost forever. DRAM, on the other hand, has an extremely short data lifetime-typically about four milliseconds. This is true even when power is applied constantly. DRAM controller is used to refresh the data before it expires, the contents of memory can be kept alive for as long as they are needed. So DRAM is as useful as SRAM after all.
  • 8.
  • 9. ROM Memories in the ROM family are distinguished by the methods used to write new data to them (usually called programming), and the number of times they can be rewritten. This classification reflects the evolution of ROM devices from hardwired to programmable to erasable-and-programmable. A common feature is their ability to retain data and programs forever, even during a power failure. The contents of the ROM had to be specified before chip production, so the actual data could be used to arrange the transistors inside the chip.
  • 10. PROM One step up from the masked ROM is the PROM (programmable ROM), which is purchased in an unprogrammed state. If you were to look at the contents of an unprogrammed PROM, the data is made up entirely of 1's. The process of writing your data to the PROM involves a special piece of equipment called a device programmer. The device programmer writes data to the device one word at a time by applying an electrical charge to the input pins of the chip. Once a PROM has been programmed in this way, its contents can never be changed. If the code or data stored in the PROM must be changed, the current device must be discarded. As a result, PROMs are also known as onetime programmable (OTP) devices.
  • 11. EPROM An EPROM (erasable-and-programmable ROM) is programmed in exactly the same manner as a PROM. However, EPROMs can be erased and reprogrammed repeatedly. To erase an EPROM, you simply expose the device to a strong source of ultraviolet light. (A window in the top of the device allows the light to reach the silicon.) By doing this, you essentially reset the entire chip to its initial-unprogrammed-state. Though more expensive than PROMs, their ability to be reprogrammed makes EPROMs an essential part of the software development and testing process.
  • 12.  EEPROMS electrically-erasable-and-programmable. Internally, they are similar to EPROMs, but the erase operation is accomplished electrically, rather than by exposure to ultraviolet light. Any byte within an EEPROM may be erased and rewritten. Once written, the new data will remain in the device forever-or at least until it is electrically erased. The primary tradeoff for this improved functionality is higher cost, though write cycles are also significantly longer than writes to a RAM. So you wouldn't want to use an EEPROM for your main system memory.
  • 13. Cache Memory  A CPU cache is a cache used by the central processing unit of a computer to reduce the average time to access memory. The cache is a smaller, faster memory which stores copies of the data from the most frequently used main memory locations. As long as most memory accesses are cached memory locations, the average latency of memory accesses will be closer to the cache latency than to the latency of main memory.  When the processor needs to read from or write to a location in main memory, it first checks whether a copy of that data is in the cache. If so, the processor immediately reads from or writes to the cache, which is much faster than reading from or writing to main memory
  • 14. Cache Memory The diagram on the right shows two memories. Each location in each memory has a datum (a cache line), which in different designs ranges in size from 8 to 512 bytes. The size of the cache line is usually larger than the size of the usual access requested by a CPU instruction, which ranges from 1 to 16 bytes. Each location in each memory also has an index, which is a unique number used to refer to that location.The index for a location in main memory is called an address. Each location in the cache has a tag that contains the index of the datum in main memory that has been cached. In a CPU's data cache these entries are called cache lines or cache blocks.
  • 15. Virtual Memory It is a computer system technique which gives an application program the impression that it has contiguous working memory (an address space), while in fact it may be physically fragmented and may even overflow on to disk storage. computer operating systems generally use virtual memory techniques for ordinary applications, such as word processors, spreadsheets,multimedia,players accounting, etc., except where the required hardware support (memory management unit) is unavailable or insufficient.