SlideShare une entreprise Scribd logo
1  sur  31
N MOS Fabrication Process



  Sun Tiefeng:      2008054238
  Bhuvan Adhikari   2009002702
INTRODUCTION


 Photolithography
 Etching
 NMOS Fabrication process
       • Gate
       • Source and Drain
       • Vias
       • Metal Contacts
Part 1
 What is photolithography
 What is etching
Part 2
 How photolithography and etching are
 used when we make MOSFET
What is photo-lithography
Photolithography
 a process used in micro-fabrication to
 pattern parts of a thin film or the bulk of
 a substrate.
  It uses light to transfer a geometric
 pattern from a photo-mask to a light-
 sensitive chemical "photo-resist", or
 simply "resist," on the substrate.
TYPES OF RESIST


•  Positive resists
the resist is exposed with UV
light wherever the underlying
material is to be removed.

•Negative resists :
the negative resist remains on
the surface wherever it is
exposed
What is etching
To   produce circuit features, the resist
 patterns must be transferred into the
 underlying layers comprising the device.

The  pattern transfer is accomplish by an
 etching process that selectively removes
 unmasked portions of a layer
The two types of etching processes
Wet    etch processes

can lead to undercutting

result in an isotropic etch profile

the vertical etch rate is equal to
the horizontal etch rate
The two types of etching processes
Dry    etching
One of the most widely used

Use plasma generated free
  radicals

Remove material only from the
  area dictated by photo-resist      Provide the ability to
                                  control sidewall anisotropic
  pattern                                    etching
N-MOS Fabrication Process




              Si-substrate




   Fig. (1) Pure Si single crystal



  -----------------------
  -------------------------
  --------------------------
  --------------------------

       Fig. (2) P-type impurity is lightly
                     doped
N-MOS Fabrication Process

                                              Thick SiO2
                                                (1 µm)
   -----------------------
   -------------------------
   --------------------------
   --------------------------

Fig. (3) SiO2 Deposited over si surface




                                              Photoresist
                                               Thick SiO2
                                                 (1 µm)
    -----------------------
    -------------------------
    --------------------------
    --------------------------
          Fig. (4) Photoresist is deposited
                    over SiO2 layer
N-MOS Fabrication Process



                                                                                  UV Light



                                                                                    Mask-1


                                                                                    Photoresist
                                                                                    Thick SiO2
                                                                                      (1 µm)
-------------------------------
----------------------------------
-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
----------------------------------
                                                                Mask-1 is used to expose the SiO2
                                                                where S, D and G is to be formed.


                          Fig. (5) Photoresist layer is
                        exposed to UV Light through a
                                     mask
N-MOS Fabrication Process




                                                                              Polymerised
                                                                              Photoresist

-------------------------------
----------------------------------
                                                                     Thick SiO2
-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -     (1 µm)
----------------------------------


 Fig. (6) Developer removes unpolymerised photoresist. It
              will cause no effect on Si surface
N-MOS Fabrication Process




                                                                     Thick SiO2
                                                                       (1 µm)
-------------------------------
----------------------------------
-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
----------------------------------


   Fig. (7) Etching [HF acid is used] will remove SiO2 layer
        which is in direct contact with etching solution
N-MOS Fabrication Process




                                                                     Thick SiO2
                                                                       (1 µm)
-------------------------------
----------------------------------
-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
----------------------------------


   Fig. (7) unpolymerised photoresist is also etched away
                       [using H2SO4]
N-MOS Fabrication Process




                                                                     Thin SiO2
                                                                      (0.1 µm)

                                                                     Thick SiO2
                                                                       (1 µm)
-------------------------------
----------------------------------
-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
----------------------------------


Fig. (8) A thin layer of SiO2 grown over the entire chip surface
N-MOS Fabrication Process




                                                                       Polysilicon layer
                                                                          (1 – 2 µm)




-------------------------------
----------------------------------                                                Thin SiO2
-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -   Thick SiO2    (0.1 µm)
                                                                       (1 µm)
----------------------------------


Fig. (9) A thin layer of polysilicon is grown over the entire chip
                      surface to form GATE
N-MOS Fabrication Process



                                                                       Photoresist




                                                                                         Polysilicon
                                                                                         layer


-------------------------------                                                   Thin SiO2
----------------------------------                                                 (0.1 µm)
-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -   Thick SiO2
----------------------------------                                     (1 µm)



Fig. (10) A layer of photoresist is grown over polysilicon layer
N-MOS Fabrication Process

                                                                                  UV Light




                                                                                   Mask-2




-------------------------------
----------------------------------
-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
----------------------------------
                                                                     Mask-2 is used to deposit
                                                                     Polysilicon to form gate.
         Fig. (11) Photoresist is exposed to UV Light
N-MOS Fabrication Process




   Polysilicon
                                                          Thin SiO2
                                                           (0.1 µm)

                                                                      Thick SiO2
                                                                        (1 µm)
-------------------------------
----------------------------------
-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
----------------------------------


Fig. (12) Etching will remove that portion of Thin SiO2 which is
                    not exposed to UV light
N-MOS Fabrication Process



                     Polysilicon used as GATE
                           (1 – 2 µm)



                                                         Thin SiO2
                                                          (0.1 µm)

                                                                     Thick SiO2
                                                                       (1 µm)
-------------------------------
----------------------------------
-- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
----------------------------------


   Fig. (13) Polymerised photoresist is also stripped away
N-MOS Fabrication Process

                              GATE


                   SOURCE             DRAIN




                                                        Thin SiO2
                                                         (0.1 µm)

                                                                    Thick SiO2
                                                                      (1 µm)
- - - - - - - - - - - - -- ---- - - - - - - - - - - - - - - - -
                                      -     -
- - - - - - - - - - - - - - - -- - - - - -- - - - - - - - - - - -
-- - - - - - - - - - - - - n+ - - - - - -n+ - - - - - - - - - -
                           --            --
----------------------------------


       Fig. (14) n+ Doping to form SOURCE and DRAIN
N-MOS Fabrication Process
             Step - Metallization




- - - - - - - - - - - - -- ---- - - - - - - - - - - - - - - - -
                                      -     -
- - - - - - - - - - - - - - - -- - - - - -- - - - - - - - - - - -
-- - - - - - - - - - - - - n+ - - - - - -n+ - - - - - - - - - -
                           --            --                         Thick SiO2   Thick SiO2
                                                                      (1 µm)       (1 µm)
----------------------------------


            Fig. (15) A thick layer of SiO2 (1 µm) is again grown.
N-MOS Fabrication Process
                        Step - Metallization



                                                                                            UV Light



                                                                                             Mask-3

                                                       Mask-3 is used to make contact cuts for S, D and G.
                                                                                             Photoresist




           - - - - - - - - - - - - -- ---- - - - - - - - - - - - - - - - -
                                                 -     -
           - - - - - - - - - - - - - - - -- - - - - -- - - - - - - - - - - -
           -- - - - - - - - - - - - - n+ - - - - - -n+ - - - - - - - - - -
                                      --            --                         Thick SiO2      Thick SiO2
                                                                                 (1 µm)          (1 µm)
           ----------------------------------


Fig. (16) Photoresist is grown over thick SiO 2. Selected areas of the poly GATE and SOURCE and
                      DRAIN are exposed where contact cuts are to be made
N-MOS Fabrication Process
                    Step - Metallization




                                                                                        Mask-3



                                                                                        Photoresist




       - - - - - - - - - - - - -- ---- - - - - - - - - - - - - - - - -
                                             -     -
       - - - - - - - - - - - - - - - -- - - - - -- - - - - - - - - - - -
       -- - - - - - - - - - - - - n+ - - - - - -n+ - - - - - - - - - -
                                  --            --                         Thick SiO2    Thick SiO2
                                                                             (1 µm)        (1 µm)
       ----------------------------------


Fig. (17) The region of photoresist which is not exposed by UV light will become soft. This
               unpolymerised photoresist and SiO2 below it are etched away.
N-MOS Fabrication Process
                      Step - Metallization




                                                                                          Mask-3


                                                                                          Photoresist




         - - - - - - - - - - - - -- ---- - - - - - - - - - - - - - - - -
                                               -     -
         - - - - - - - - - - - - - - - -- - - - - -- - - - - - - - - - - -
         -- - - - - - - - - - - - - n+ - - - - - -n+ - - - - - - - - - -
                                    --            --                         Thick SiO2    Thick SiO2
                                                                               (1 µm)        (1 µm)
         ----------------------------------


Fig. (18) The contact cuts are formed for S, D and G (hardened photoresist is stripped away).
N-MOS Fabrication Process
                    Step - Metallization




                                                                                        Metal (1µm)




       - - - - - - - - - - - - -- ---- - - - - - - - - - - - - - - - -
                                             -     -
       - - - - - - - - - - - - - - - -- - - - - -- - - - - - - - - - - -
       -- - - - - - - - - - - - - n+ - - - - - -n+ - - - - - - - - - -
                                  --            --                         Thick SiO2    Thick SiO2
                                                                             (1 µm)        (1 µm)
       ----------------------------------


Fig. (19) Metal (aluminium) is deposited over the surface of whole chip (1 µm thickness).
N-MOS Fabrication Process
             Step - Metallization


                                                                    Photoresist




                                                                                   Metal (1µm)




- - - - - - - - - - - - -- ---- - - - - - - - - - - - - - - - -
                                      -     -
- - - - - - - - - - - - - - - -- - - - - -- - - - - - - - - - - -
-- - - - - - - - - - - - - n+ - - - - - -n+ - - - - - - - - - -
                           --            --                           Thick SiO2    Thick SiO2
                                                                        (1 µm)        (1 µm)
----------------------------------


              Fig. (20) Photoresist is deposited over the metal.
N-MOS Fabrication Process
                        Step - Metallization


                                                                                       UV Light



                                                                                            Mask-4


                                                                                   Photoresist
                                                                                             Metal (1µm)




           - - - - - - - - - - - - -- ---- - - - - - - - - - - - - - - - -
                                                 -     -
           - - - - - - - - - - - - - - - -- - - - - -- - - - - - - - - - - -
           -- - - - - - - - - - - - - n+ - - - - - -n+ - - - - - - - - - -
                                      --            --                         Thick SiO2      Thick SiO2
                                                                                 (1 µm)          (1 µm)
           ----------------------------------
                                         Mask-4 is used to deposit metal in contact cuts of S, D and G.

Fig. (21) UV Light is passed through Mask-4 (with a aim of removing all metal other than metal in
                                         contact-cuts).
N-MOS Fabrication Process
                Step - Metallization




                                                                                    Mask-4


                                                                           Photoresist
                                                                                     Metal (1µm)




   - - - - - - - - - - - - -- ---- - - - - - - - - - - - - - - - -
                                         -     -
   - - - - - - - - - - - - - - - -- - - - - -- - - - - - - - - - - -
   -- - - - - - - - - - - - - n+ - - - - - -n+ - - - - - - - - - -
                              --            --                         Thick SiO2      Thick SiO2
                                                                         (1 µm)          (1 µm)
   ----------------------------------


Fig. (22) Photoresist and metal which is not exposed to UV light are etched away.
N-MOS Fabrication Process
             Step - Metallization


                     SOURCE          DRAIN
                              GATE




- - - - - - - - - - - - -- ---- - - - - - - - - - - - - - - - -
                                      -     -
- - - - - - - - - - - - - - - -- - - - - -- - - - - - - - - - - -
-- - - - - - - - - - - - - n+ - - - - - -n+ - - - - - - - - - -
                           --            --
----------------------------------


                  Fig. (23) Final n-MOS Transistor
THANK YOU

Contenu connexe

En vedette

Mos and cmos technology
Mos and cmos technologyMos and cmos technology
Mos and cmos technologySARITHA REDDY
 
Double gate mosfet
Double gate mosfetDouble gate mosfet
Double gate mosfetPooja Shukla
 
Cmos design
Cmos designCmos design
Cmos designMahi
 
CMOS logic circuits
CMOS logic circuitsCMOS logic circuits
CMOS logic circuitsMahesh_Naidu
 
GSM based patient monitoring system
GSM based patient monitoring systemGSM based patient monitoring system
GSM based patient monitoring systemssvarma k
 
CMOS Topic 2 -manufacturing_process
CMOS Topic 2 -manufacturing_processCMOS Topic 2 -manufacturing_process
CMOS Topic 2 -manufacturing_processIkhwan_Fakrudin
 
Silicon Manufacturing
Silicon ManufacturingSilicon Manufacturing
Silicon ManufacturingAJAL A J
 
Vlsi design and fabrication ppt
Vlsi design and fabrication  pptVlsi design and fabrication  ppt
Vlsi design and fabrication pptManjushree Mashal
 
Lecture 2 ic fabrication processing & wafer preparation
Lecture 2 ic fabrication processing & wafer preparationLecture 2 ic fabrication processing & wafer preparation
Lecture 2 ic fabrication processing & wafer preparationDr. Ghanshyam Singh
 
Wafer manufacturing process
Wafer manufacturing processWafer manufacturing process
Wafer manufacturing processadi mandloi
 
Research Report Writing
Research Report WritingResearch Report Writing
Research Report WritingMeghana Sudhir
 

En vedette (13)

Mos and cmos technology
Mos and cmos technologyMos and cmos technology
Mos and cmos technology
 
Short Channel Effect In MOSFET
Short Channel Effect In MOSFETShort Channel Effect In MOSFET
Short Channel Effect In MOSFET
 
Double gate mosfet
Double gate mosfetDouble gate mosfet
Double gate mosfet
 
Cmos design
Cmos designCmos design
Cmos design
 
CMOS logic circuits
CMOS logic circuitsCMOS logic circuits
CMOS logic circuits
 
GSM based patient monitoring system
GSM based patient monitoring systemGSM based patient monitoring system
GSM based patient monitoring system
 
digital
digitaldigital
digital
 
CMOS Topic 2 -manufacturing_process
CMOS Topic 2 -manufacturing_processCMOS Topic 2 -manufacturing_process
CMOS Topic 2 -manufacturing_process
 
Silicon Manufacturing
Silicon ManufacturingSilicon Manufacturing
Silicon Manufacturing
 
Vlsi design and fabrication ppt
Vlsi design and fabrication  pptVlsi design and fabrication  ppt
Vlsi design and fabrication ppt
 
Lecture 2 ic fabrication processing & wafer preparation
Lecture 2 ic fabrication processing & wafer preparationLecture 2 ic fabrication processing & wafer preparation
Lecture 2 ic fabrication processing & wafer preparation
 
Wafer manufacturing process
Wafer manufacturing processWafer manufacturing process
Wafer manufacturing process
 
Research Report Writing
Research Report WritingResearch Report Writing
Research Report Writing
 

Dernier

Holdier Curriculum Vitae (April 2024).pdf
Holdier Curriculum Vitae (April 2024).pdfHoldier Curriculum Vitae (April 2024).pdf
Holdier Curriculum Vitae (April 2024).pdfagholdier
 
Student login on Anyboli platform.helpin
Student login on Anyboli platform.helpinStudent login on Anyboli platform.helpin
Student login on Anyboli platform.helpinRaunakKeshri1
 
Unit-IV- Pharma. Marketing Channels.pptx
Unit-IV- Pharma. Marketing Channels.pptxUnit-IV- Pharma. Marketing Channels.pptx
Unit-IV- Pharma. Marketing Channels.pptxVishalSingh1417
 
microwave assisted reaction. General introduction
microwave assisted reaction. General introductionmicrowave assisted reaction. General introduction
microwave assisted reaction. General introductionMaksud Ahmed
 
Disha NEET Physics Guide for classes 11 and 12.pdf
Disha NEET Physics Guide for classes 11 and 12.pdfDisha NEET Physics Guide for classes 11 and 12.pdf
Disha NEET Physics Guide for classes 11 and 12.pdfchloefrazer622
 
Grant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy ConsultingGrant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy ConsultingTechSoup
 
A Critique of the Proposed National Education Policy Reform
A Critique of the Proposed National Education Policy ReformA Critique of the Proposed National Education Policy Reform
A Critique of the Proposed National Education Policy ReformChameera Dedduwage
 
Nutritional Needs Presentation - HLTH 104
Nutritional Needs Presentation - HLTH 104Nutritional Needs Presentation - HLTH 104
Nutritional Needs Presentation - HLTH 104misteraugie
 
General AI for Medical Educators April 2024
General AI for Medical Educators April 2024General AI for Medical Educators April 2024
General AI for Medical Educators April 2024Janet Corral
 
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...EduSkills OECD
 
1029-Danh muc Sach Giao Khoa khoi 6.pdf
1029-Danh muc Sach Giao Khoa khoi  6.pdf1029-Danh muc Sach Giao Khoa khoi  6.pdf
1029-Danh muc Sach Giao Khoa khoi 6.pdfQucHHunhnh
 
Z Score,T Score, Percential Rank and Box Plot Graph
Z Score,T Score, Percential Rank and Box Plot GraphZ Score,T Score, Percential Rank and Box Plot Graph
Z Score,T Score, Percential Rank and Box Plot GraphThiyagu K
 
Sanyam Choudhary Chemistry practical.pdf
Sanyam Choudhary Chemistry practical.pdfSanyam Choudhary Chemistry practical.pdf
Sanyam Choudhary Chemistry practical.pdfsanyamsingh5019
 
1029 - Danh muc Sach Giao Khoa 10 . pdf
1029 -  Danh muc Sach Giao Khoa 10 . pdf1029 -  Danh muc Sach Giao Khoa 10 . pdf
1029 - Danh muc Sach Giao Khoa 10 . pdfQucHHunhnh
 
Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)eniolaolutunde
 
fourth grading exam for kindergarten in writing
fourth grading exam for kindergarten in writingfourth grading exam for kindergarten in writing
fourth grading exam for kindergarten in writingTeacherCyreneCayanan
 
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptxSOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptxiammrhaywood
 

Dernier (20)

Holdier Curriculum Vitae (April 2024).pdf
Holdier Curriculum Vitae (April 2024).pdfHoldier Curriculum Vitae (April 2024).pdf
Holdier Curriculum Vitae (April 2024).pdf
 
Advance Mobile Application Development class 07
Advance Mobile Application Development class 07Advance Mobile Application Development class 07
Advance Mobile Application Development class 07
 
Mattingly "AI & Prompt Design: The Basics of Prompt Design"
Mattingly "AI & Prompt Design: The Basics of Prompt Design"Mattingly "AI & Prompt Design: The Basics of Prompt Design"
Mattingly "AI & Prompt Design: The Basics of Prompt Design"
 
Student login on Anyboli platform.helpin
Student login on Anyboli platform.helpinStudent login on Anyboli platform.helpin
Student login on Anyboli platform.helpin
 
Unit-IV- Pharma. Marketing Channels.pptx
Unit-IV- Pharma. Marketing Channels.pptxUnit-IV- Pharma. Marketing Channels.pptx
Unit-IV- Pharma. Marketing Channels.pptx
 
microwave assisted reaction. General introduction
microwave assisted reaction. General introductionmicrowave assisted reaction. General introduction
microwave assisted reaction. General introduction
 
Disha NEET Physics Guide for classes 11 and 12.pdf
Disha NEET Physics Guide for classes 11 and 12.pdfDisha NEET Physics Guide for classes 11 and 12.pdf
Disha NEET Physics Guide for classes 11 and 12.pdf
 
Grant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy ConsultingGrant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy Consulting
 
Código Creativo y Arte de Software | Unidad 1
Código Creativo y Arte de Software | Unidad 1Código Creativo y Arte de Software | Unidad 1
Código Creativo y Arte de Software | Unidad 1
 
A Critique of the Proposed National Education Policy Reform
A Critique of the Proposed National Education Policy ReformA Critique of the Proposed National Education Policy Reform
A Critique of the Proposed National Education Policy Reform
 
Nutritional Needs Presentation - HLTH 104
Nutritional Needs Presentation - HLTH 104Nutritional Needs Presentation - HLTH 104
Nutritional Needs Presentation - HLTH 104
 
General AI for Medical Educators April 2024
General AI for Medical Educators April 2024General AI for Medical Educators April 2024
General AI for Medical Educators April 2024
 
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
Presentation by Andreas Schleicher Tackling the School Absenteeism Crisis 30 ...
 
1029-Danh muc Sach Giao Khoa khoi 6.pdf
1029-Danh muc Sach Giao Khoa khoi  6.pdf1029-Danh muc Sach Giao Khoa khoi  6.pdf
1029-Danh muc Sach Giao Khoa khoi 6.pdf
 
Z Score,T Score, Percential Rank and Box Plot Graph
Z Score,T Score, Percential Rank and Box Plot GraphZ Score,T Score, Percential Rank and Box Plot Graph
Z Score,T Score, Percential Rank and Box Plot Graph
 
Sanyam Choudhary Chemistry practical.pdf
Sanyam Choudhary Chemistry practical.pdfSanyam Choudhary Chemistry practical.pdf
Sanyam Choudhary Chemistry practical.pdf
 
1029 - Danh muc Sach Giao Khoa 10 . pdf
1029 -  Danh muc Sach Giao Khoa 10 . pdf1029 -  Danh muc Sach Giao Khoa 10 . pdf
1029 - Danh muc Sach Giao Khoa 10 . pdf
 
Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)
 
fourth grading exam for kindergarten in writing
fourth grading exam for kindergarten in writingfourth grading exam for kindergarten in writing
fourth grading exam for kindergarten in writing
 
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptxSOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
 

Final pptmos

  • 1. N MOS Fabrication Process Sun Tiefeng: 2008054238 Bhuvan Adhikari 2009002702
  • 2. INTRODUCTION  Photolithography  Etching  NMOS Fabrication process • Gate • Source and Drain • Vias • Metal Contacts
  • 3. Part 1 What is photolithography What is etching Part 2 How photolithography and etching are used when we make MOSFET
  • 4. What is photo-lithography Photolithography a process used in micro-fabrication to pattern parts of a thin film or the bulk of a substrate. It uses light to transfer a geometric pattern from a photo-mask to a light- sensitive chemical "photo-resist", or simply "resist," on the substrate.
  • 5. TYPES OF RESIST • Positive resists the resist is exposed with UV light wherever the underlying material is to be removed. •Negative resists : the negative resist remains on the surface wherever it is exposed
  • 6. What is etching To produce circuit features, the resist patterns must be transferred into the underlying layers comprising the device. The pattern transfer is accomplish by an etching process that selectively removes unmasked portions of a layer
  • 7. The two types of etching processes Wet etch processes can lead to undercutting result in an isotropic etch profile the vertical etch rate is equal to the horizontal etch rate
  • 8. The two types of etching processes Dry etching One of the most widely used Use plasma generated free radicals Remove material only from the area dictated by photo-resist Provide the ability to control sidewall anisotropic pattern etching
  • 9. N-MOS Fabrication Process Si-substrate Fig. (1) Pure Si single crystal ----------------------- ------------------------- -------------------------- -------------------------- Fig. (2) P-type impurity is lightly doped
  • 10. N-MOS Fabrication Process Thick SiO2 (1 µm) ----------------------- ------------------------- -------------------------- -------------------------- Fig. (3) SiO2 Deposited over si surface Photoresist Thick SiO2 (1 µm) ----------------------- ------------------------- -------------------------- -------------------------- Fig. (4) Photoresist is deposited over SiO2 layer
  • 11. N-MOS Fabrication Process UV Light Mask-1 Photoresist Thick SiO2 (1 µm) ------------------------------- ---------------------------------- -- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - ---------------------------------- Mask-1 is used to expose the SiO2 where S, D and G is to be formed. Fig. (5) Photoresist layer is exposed to UV Light through a mask
  • 12. N-MOS Fabrication Process Polymerised Photoresist ------------------------------- ---------------------------------- Thick SiO2 -- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - (1 µm) ---------------------------------- Fig. (6) Developer removes unpolymerised photoresist. It will cause no effect on Si surface
  • 13. N-MOS Fabrication Process Thick SiO2 (1 µm) ------------------------------- ---------------------------------- -- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - ---------------------------------- Fig. (7) Etching [HF acid is used] will remove SiO2 layer which is in direct contact with etching solution
  • 14. N-MOS Fabrication Process Thick SiO2 (1 µm) ------------------------------- ---------------------------------- -- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - ---------------------------------- Fig. (7) unpolymerised photoresist is also etched away [using H2SO4]
  • 15. N-MOS Fabrication Process Thin SiO2 (0.1 µm) Thick SiO2 (1 µm) ------------------------------- ---------------------------------- -- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - ---------------------------------- Fig. (8) A thin layer of SiO2 grown over the entire chip surface
  • 16. N-MOS Fabrication Process Polysilicon layer (1 – 2 µm) ------------------------------- ---------------------------------- Thin SiO2 -- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Thick SiO2 (0.1 µm) (1 µm) ---------------------------------- Fig. (9) A thin layer of polysilicon is grown over the entire chip surface to form GATE
  • 17. N-MOS Fabrication Process Photoresist Polysilicon layer ------------------------------- Thin SiO2 ---------------------------------- (0.1 µm) -- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Thick SiO2 ---------------------------------- (1 µm) Fig. (10) A layer of photoresist is grown over polysilicon layer
  • 18. N-MOS Fabrication Process UV Light Mask-2 ------------------------------- ---------------------------------- -- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - ---------------------------------- Mask-2 is used to deposit Polysilicon to form gate. Fig. (11) Photoresist is exposed to UV Light
  • 19. N-MOS Fabrication Process Polysilicon Thin SiO2 (0.1 µm) Thick SiO2 (1 µm) ------------------------------- ---------------------------------- -- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - ---------------------------------- Fig. (12) Etching will remove that portion of Thin SiO2 which is not exposed to UV light
  • 20. N-MOS Fabrication Process Polysilicon used as GATE (1 – 2 µm) Thin SiO2 (0.1 µm) Thick SiO2 (1 µm) ------------------------------- ---------------------------------- -- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - ---------------------------------- Fig. (13) Polymerised photoresist is also stripped away
  • 21. N-MOS Fabrication Process GATE SOURCE DRAIN Thin SiO2 (0.1 µm) Thick SiO2 (1 µm) - - - - - - - - - - - - -- ---- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -- - - - - -- - - - - - - - - - - - -- - - - - - - - - - - - - n+ - - - - - -n+ - - - - - - - - - - -- -- ---------------------------------- Fig. (14) n+ Doping to form SOURCE and DRAIN
  • 22. N-MOS Fabrication Process Step - Metallization - - - - - - - - - - - - -- ---- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -- - - - - -- - - - - - - - - - - - -- - - - - - - - - - - - - n+ - - - - - -n+ - - - - - - - - - - -- -- Thick SiO2 Thick SiO2 (1 µm) (1 µm) ---------------------------------- Fig. (15) A thick layer of SiO2 (1 µm) is again grown.
  • 23. N-MOS Fabrication Process Step - Metallization UV Light Mask-3 Mask-3 is used to make contact cuts for S, D and G. Photoresist - - - - - - - - - - - - -- ---- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -- - - - - -- - - - - - - - - - - - -- - - - - - - - - - - - - n+ - - - - - -n+ - - - - - - - - - - -- -- Thick SiO2 Thick SiO2 (1 µm) (1 µm) ---------------------------------- Fig. (16) Photoresist is grown over thick SiO 2. Selected areas of the poly GATE and SOURCE and DRAIN are exposed where contact cuts are to be made
  • 24. N-MOS Fabrication Process Step - Metallization Mask-3 Photoresist - - - - - - - - - - - - -- ---- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -- - - - - -- - - - - - - - - - - - -- - - - - - - - - - - - - n+ - - - - - -n+ - - - - - - - - - - -- -- Thick SiO2 Thick SiO2 (1 µm) (1 µm) ---------------------------------- Fig. (17) The region of photoresist which is not exposed by UV light will become soft. This unpolymerised photoresist and SiO2 below it are etched away.
  • 25. N-MOS Fabrication Process Step - Metallization Mask-3 Photoresist - - - - - - - - - - - - -- ---- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -- - - - - -- - - - - - - - - - - - -- - - - - - - - - - - - - n+ - - - - - -n+ - - - - - - - - - - -- -- Thick SiO2 Thick SiO2 (1 µm) (1 µm) ---------------------------------- Fig. (18) The contact cuts are formed for S, D and G (hardened photoresist is stripped away).
  • 26. N-MOS Fabrication Process Step - Metallization Metal (1µm) - - - - - - - - - - - - -- ---- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -- - - - - -- - - - - - - - - - - - -- - - - - - - - - - - - - n+ - - - - - -n+ - - - - - - - - - - -- -- Thick SiO2 Thick SiO2 (1 µm) (1 µm) ---------------------------------- Fig. (19) Metal (aluminium) is deposited over the surface of whole chip (1 µm thickness).
  • 27. N-MOS Fabrication Process Step - Metallization Photoresist Metal (1µm) - - - - - - - - - - - - -- ---- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -- - - - - -- - - - - - - - - - - - -- - - - - - - - - - - - - n+ - - - - - -n+ - - - - - - - - - - -- -- Thick SiO2 Thick SiO2 (1 µm) (1 µm) ---------------------------------- Fig. (20) Photoresist is deposited over the metal.
  • 28. N-MOS Fabrication Process Step - Metallization UV Light Mask-4 Photoresist Metal (1µm) - - - - - - - - - - - - -- ---- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -- - - - - -- - - - - - - - - - - - -- - - - - - - - - - - - - n+ - - - - - -n+ - - - - - - - - - - -- -- Thick SiO2 Thick SiO2 (1 µm) (1 µm) ---------------------------------- Mask-4 is used to deposit metal in contact cuts of S, D and G. Fig. (21) UV Light is passed through Mask-4 (with a aim of removing all metal other than metal in contact-cuts).
  • 29. N-MOS Fabrication Process Step - Metallization Mask-4 Photoresist Metal (1µm) - - - - - - - - - - - - -- ---- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -- - - - - -- - - - - - - - - - - - -- - - - - - - - - - - - - n+ - - - - - -n+ - - - - - - - - - - -- -- Thick SiO2 Thick SiO2 (1 µm) (1 µm) ---------------------------------- Fig. (22) Photoresist and metal which is not exposed to UV light are etched away.
  • 30. N-MOS Fabrication Process Step - Metallization SOURCE DRAIN GATE - - - - - - - - - - - - -- ---- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -- - - - - -- - - - - - - - - - - - -- - - - - - - - - - - - - n+ - - - - - -n+ - - - - - - - - - - -- -- ---------------------------------- Fig. (23) Final n-MOS Transistor