SlideShare une entreprise Scribd logo
1  sur  3
Télécharger pour lire hors ligne
Int. Journal of Electrical & Electronics Engg. Vol. 2, Spl. Issue 1 (2015) e-ISSN: 1694-2310 | p-ISSN: 1694-2426
NITTTR, Chandigarh EDIT -2015 18
A LOW POWER, LOW PHASE NOISE CMOS
LC OSCILLATOR
1
Pankaj Aseri, 2
R.C Gurjar
1,2
Microelectronics and VLSI Design, E&I Department, Shri G. S. Institute of Technology and Science, Indore,
M.P, India
1
pankajaseri17@gmail.com,2
rgurjar@sgsits.ac.in
Abstract:- In this paper a Double Cross Coupled Inductor
capacitor based Voltage Control Oscillator (LC-VCO) is
designed. In the proposed circuit the phase noise, tuning
range with respect to control voltage, output power and the
power dissipation of the circuit is analysed. Phase noise of
approximate -96 dBc/Hz at frequency of 1MHz, frequency
tuning range of 4.8 to 8.3 GHz (corresponding to 53.0%
tuning range) obtained by varying the control voltage from 0
to 2.0 V, Output power of circuit -8.92 dBm at 50 Ohm
resistance terminal and the power consumption of Circuit is
3.8 mW. This VCO are designed for 5.5 GHz. The circuit is
designed on the UMC 180nm CMOS technology and all the
simulation results are obtained using cadence SPECTRE
Simulator.
Keywords:- Phase Noise, LC-Tank, CMOS, Voltage controlled
Oscillator (VCO), Low power.
I. INDTRODCTION
The typical performance parameters of a VCO are phase
noise, tuning range, output power and DC power
consumption [1]. The VCO is the most important building
block of RF IC design. It play a vital role in many
applications such as GSM, Bluetooth, WLAN, Wireless
Personal Area Network (WPAN) and Wireless Sensor
Network etc. [2]. The most difficult task is to design the
Voltage Control Oscillator in the Front end block of RF-IC
design. In the today’s world of perfection in technology
there is a need to design and develop the circuit with Low
power and Low noise at the Higher Frequency. Out of the
total power consumption of a system the oscillator power
consumption can be a significant portion. So over- all
power consumption can be reduced by minimizing the
power consumption of the VCO [2]. Some basic oscillator
circuits such as local oscillator are limited to the Mixer
circuits at receiver end. But, at the high frequency the
different topology of oscillators are used that are capable to
provide low phase noise and most important term smaller
power at high frequency range i.e. Radio frequency range.
For higher quality receivers, an L C oscillator topology is
chosen over a relaxation oscillator because the band pass
nature of the resonant tank in the L C oscillator provides
the lowest phase noise [3]. In this paper, LC Voltage
Controlled Oscillator is designed, the proposed circuit
shows frequency tuning range in Giga Hertz due to
variation in control voltage variation.
In the SECTION II and SECTION III of this paper
provides information about the LC-VCO circuit
description and theoretical analyses of proposed circuit.
SECTION IV and SECTION V shows the simulation
results and conclusion.
II. LC-VCO CIRCUIT DESCRIPTION
The schematic circuit of the double cross coupled
differential LC-VCO including the differential buffer at the
output side is shown in Fig.1. The proposed LC-VCO form
by the PMOS and NMOS, inductor, and capacitor. This
LC-VCO is having of Cross Coupled PMOS transistors
(M4, M5) and Cross Coupled NMOS transistors (M0, M3).
Here PMOS and NMOS pairs are in parallel and due to this
negative resistance is generated. M14 and M12 transistors
are used as an output buffer. For biasing proposed circuit a
current mirror technique is used. (M1, M2) transistors are
being used as a current mirror. The Oscillation frequency
can be obtain from M14 and M12 NMOS transistors. This
proposed circuit provides better Phase Noise performance
measure because of double switch Cross Coupled
structure.
Fig: 1. Cross Coupled double switch LC-VCO.
III.THEORITICAL ANALYSES OF PROPOSED
CIRCUIT
The proposed circuit shown in the fig.1 consists of
inductor and voltage controlled capacitor (capacitor design
through MOS transistor) these two passive element forms
or resonant tank circuit. In the proposed circuit MOS
transistors (M1, M2) and (M3, M4) are cross coupled
transistors, which forms negative resistance and this
negative resistance basically compensated the resonator
losses. Voltage across the tank circuit is given by:-
- ≈ A sin( ) (1)
Where = ωt, ω being the angular frequency of oscillation.
Equations for bias current ( ) in NMOS and PMOS pair is
as follows:-
Int. Journal of Electrical & Electronics Engg. Vol. 2, Spl. Issue 1 (2015) e-ISSN: 1694-2310 | p-ISSN: 1694-2426
19 NITTTR, Chandigarh EDIT-2015
+ = (2)
And also for PMOS pair
+ = (3)
If transconductance PMOS and NMOS are gmp and gmn
respectively, from the small signal behaviour and analyse
we can relate negative resistance Rnegative with the
transcondutances of NMOS and PMOS shown below:-
= − (4)
If gmp = gmn = gm. Then we have
> (5)
The transistors (M5, M6) are current mirror which provide
or maintain the tail current of VCO and provide current
mirror action. Transistor (M7, M8) act as common drain
output buffer and having large input impedance.
IV.SIMULATION RESULTS
In this section, we have shown all simulation results of
double cross coupled LC-VCO. This VCO is designed
using UMC 180nm CMOS technology and is simulated
with Cadence Spectre simulator. This work has used
estimated value of inductance as L= 2nH and a variable
MOS based capacitor. For all measurements, we have
chosen following parameters as Vdd (power supply) = 1.8V
and biasing current Ibias, M1 = 1mA. The DC power
consumption of about <= 3.8 mW is obtained. Fig. 2 shows
the Oscillation waveform of LC-VCO. This Oscillation is
produced by the tank circuit, i.e. inductor (L) and
Capacitor (Ceq) in parallel connection forms the parallel
RLC circuit.
Fig: 2 Oscillation Waveform of LC VCO
Fig: 3 Oscillation of frequency at two output nodes Vout+
and Vout- of LC-VCO.
Fig. 4 The Phase Noise performance of circuit.
Fig: 5 The Tuning range response of circuit.
Fig: 4 The Phase Noise performance of circuit.
Fig: 5 The Tuning range response of circuit i.e. graph
between Frequency v/s Vcn (Control Voltage).
By varying of Control Voltage from 0 Volts to 2 Volts, the
Oscillation frequency varies from 4.8 GHz to 8.3 GHz.
The percentage tuning is measured to be 53%.
Int. Journal of Electrical & Electronics Engg. Vol. 2, Spl. Issue 1 (2015) e-ISSN: 1694-2310 | p-ISSN: 1694-2426
NITTTR, Chandigarh EDIT -2015 20
TABLE.1 COMPARISON AND PERFORMANCE
SUMMARY OF LC-OSCILLATOR WITH EARLIER
WORKS
Parameters This
Work
[1] [4] [5]
Process (nm) 180 250 180 180
Oscillation
Frequency
(GHz)
5.5 5.5 4.2 4.25
Core Current
(mA)
1 0.83 6 4
Supply voltage
(V)
1.8 2.5 1 2
Power
Dissipation(m
W)
3.8 2.075 6.0 8.0
Tuning range
(%)
53 16.9 42 30
Phase Noise
(dBc/Hz)
-95.6
@1MH
z
-89.77
@1MH
z
-116
@1MH
z
-114
@1MH
z
V.CONCLUSION
This design shows improved performance of Double cross
coupled LC-VCO. The integrated CMOS LC-VCO uses
double cross coupled transistor, an inductor and a capacitor
(using MOS varactors). This CMOS LC-VCO is
implemented using UMC 180nm CMOS technology and is
simulated using Cadence SPECTRE simulator. This design
has measured phase noise performance of -95.6 dBc/Hz at
1MHz and -116.3 dBc/Hz at 3MHz. It consume 3.8mW
power at 1.8V DC voltage supply. The tuning range of this
circuit is from 4.3 GHz to 8.3 GHz for 0V to 2V control
Voltage respectively i.e. about 53% tuning range. This
design finds its application in RF field because of its low
power, low area and high speed. Comparison and
performance summary of this work and earlier Oscillator
work is shown in Table.1
REFERENCE
1) S. Haddadinejad, Achim Noculak and Michael Hinz, A Low Power,
Small Area, Fully Integrated 5.5 GHz CMOS LC-VCO,
Microelectronics and Electronics (PRIME), 2014 10th Conference
on Ph.D. Research in IEEE 2014, pp. 1-4.
2) U K Nanda, P K Rout D P Acharya, S K Patra, Department of ECE,
National Institute of Technology, Rourkela, India. “Design of Low
Power 3.3-4 GHz LC VCO using CMODE” International
Conference on Emerging Trends in Computing, Communication and
Nanotechnology (ICECCN 2013), IEEE 2013, pp. 717-720.
3) T.I. Ahrens and T. H. Lee, “A 1.4-GHz 3-mW CMOS LC Low
Phase Noise VCO using Tapped Bond Wire Inductances”,
International Symposium on Low Power Electronics and Design,
pp. 16-19, 1999.
4) S. Rong and H. C. Luong, “A 1 V 4 GHz-and-10 GHz transformer-
based dual-band quadrature VCO in 0.18 m CMOS”, in IEEE CICC
2007, pp.817-820.
5) S. Y. Lee and C. Y. Chen, “Analysis and design of a wide-tuning-
range VCO with quadrature outputs”, IEEE Trans. Circuits Syst. II,
Exp. Briefs, vol. 55, no. 12, Dec. 2008, pp. 1209-1213.
6) S. L. Jang, S. H. Huang, C. C. Liu, and M. H. Juang, “CMOS
Colpitts quadrature VCO using the body injection-locked coupling
technique”, IEEE Microw. Wireless Compon. Lett. , vol. 19, no. 4,
Apr. 2009, pp. 230-232.
7) M. Ebrahmzadeh, "Design of an Ultra-Low Power Low Phase Noise
CMOS LC Oscillator," International Scholarly and Scientific
Research & Innovation, vol. 5, IEEE 2011, pp. 931-934,
8) Wen-Cheng Lai1, J. F. Huang, C. M. Hsu and Wang-Tyng LAY, “A
10-GHz Low Power CMOS Voltage Controlled Oscillator Chip
Design for Wireless Application” Computer, Consumer and Control
(IS3C), 2014 International Symposium on Department of Electronic
Engineering, IEEE 2014, pp. 1034 – 1036.

Contenu connexe

Tendances

Mw &dc lab (90) iv i
Mw &dc lab (90) iv iMw &dc lab (90) iv i
Mw &dc lab (90) iv iPrabhu Kiran
 
Final Viva Presenation 1309136702 ppt (7-05-2016)
Final Viva Presenation 1309136702 ppt (7-05-2016)Final Viva Presenation 1309136702 ppt (7-05-2016)
Final Viva Presenation 1309136702 ppt (7-05-2016)Devyani Balyan
 
128 mA CMOS LDO with 108 dB PSRR at 2.4 MHz frequency
128 mA CMOS LDO with 108 dB PSRR at 2.4 MHz frequency128 mA CMOS LDO with 108 dB PSRR at 2.4 MHz frequency
128 mA CMOS LDO with 108 dB PSRR at 2.4 MHz frequencyTELKOMNIKA JOURNAL
 
The International Journal of Engineering and Science (The IJES)
The International Journal of Engineering and Science (The IJES)The International Journal of Engineering and Science (The IJES)
The International Journal of Engineering and Science (The IJES)theijes
 
A 10 d bm 25 dbm, 0.363 mm2 two stage 130 nm rf cmos power amplifier
A 10 d bm 25 dbm, 0.363 mm2 two stage 130 nm rf cmos power amplifierA 10 d bm 25 dbm, 0.363 mm2 two stage 130 nm rf cmos power amplifier
A 10 d bm 25 dbm, 0.363 mm2 two stage 130 nm rf cmos power amplifierVLSICS Design
 
Power quality improvement using impedance network based inverter
Power quality improvement using impedance network based inverterPower quality improvement using impedance network based inverter
Power quality improvement using impedance network based invertereSAT Publishing House
 
09 15 dec13 #5019 harmonic mitigeted front end
09 15 dec13 #5019 harmonic mitigeted front end09 15 dec13 #5019 harmonic mitigeted front end
09 15 dec13 #5019 harmonic mitigeted front endIJPEDS-IAES
 
A 2.4 ghz cmos lna input matching design using resistive feedback topology in...
A 2.4 ghz cmos lna input matching design using resistive feedback topology in...A 2.4 ghz cmos lna input matching design using resistive feedback topology in...
A 2.4 ghz cmos lna input matching design using resistive feedback topology in...eSAT Journals
 
A 2.4 ghz cmos lna input matching design using resistive feedback topology in...
A 2.4 ghz cmos lna input matching design using resistive feedback topology in...A 2.4 ghz cmos lna input matching design using resistive feedback topology in...
A 2.4 ghz cmos lna input matching design using resistive feedback topology in...eSAT Publishing House
 
A Study on Protection of Cables by Solkor Differential Protection Relay with ...
A Study on Protection of Cables by Solkor Differential Protection Relay with ...A Study on Protection of Cables by Solkor Differential Protection Relay with ...
A Study on Protection of Cables by Solkor Differential Protection Relay with ...IJERA Editor
 
DESIGN OF HIGH EFFICIENCY TWO STAGE POWER AMPLIFIER IN 0.13UM RF CMOS TECHNOL...
DESIGN OF HIGH EFFICIENCY TWO STAGE POWER AMPLIFIER IN 0.13UM RF CMOS TECHNOL...DESIGN OF HIGH EFFICIENCY TWO STAGE POWER AMPLIFIER IN 0.13UM RF CMOS TECHNOL...
DESIGN OF HIGH EFFICIENCY TWO STAGE POWER AMPLIFIER IN 0.13UM RF CMOS TECHNOL...VLSICS Design
 
Performance Analysis of Constant-K Low-Pass and Band-Pass Filters in a Uni-Po...
Performance Analysis of Constant-K Low-Pass and Band-Pass Filters in a Uni-Po...Performance Analysis of Constant-K Low-Pass and Band-Pass Filters in a Uni-Po...
Performance Analysis of Constant-K Low-Pass and Band-Pass Filters in a Uni-Po...paperpublications3
 
M.TECH IEEE.Technical seminar paper for Vlsi design and embedded systems.
M.TECH IEEE.Technical seminar paper for Vlsi design and embedded systems.M.TECH IEEE.Technical seminar paper for Vlsi design and embedded systems.
M.TECH IEEE.Technical seminar paper for Vlsi design and embedded systems.Suchitra goudar
 
M.Tech Voltage Reference Thesis Presentation
M.Tech Voltage Reference Thesis PresentationM.Tech Voltage Reference Thesis Presentation
M.Tech Voltage Reference Thesis PresentationRohit Singh
 
A Novel Structure of a Wideband Zero-bias Power Limiter for ISM Band
A Novel Structure of a Wideband Zero-bias Power Limiter for ISM BandA Novel Structure of a Wideband Zero-bias Power Limiter for ISM Band
A Novel Structure of a Wideband Zero-bias Power Limiter for ISM BandTELKOMNIKA JOURNAL
 
Ultra-low power 0.45 mW 2.4 GHz CMOS low noise amplifier for wireless sensor ...
Ultra-low power 0.45 mW 2.4 GHz CMOS low noise amplifier for wireless sensor ...Ultra-low power 0.45 mW 2.4 GHz CMOS low noise amplifier for wireless sensor ...
Ultra-low power 0.45 mW 2.4 GHz CMOS low noise amplifier for wireless sensor ...journalBEEI
 
International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER)International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER)ijceronline
 

Tendances (18)

Mw &dc lab (90) iv i
Mw &dc lab (90) iv iMw &dc lab (90) iv i
Mw &dc lab (90) iv i
 
It2415351540
It2415351540It2415351540
It2415351540
 
Final Viva Presenation 1309136702 ppt (7-05-2016)
Final Viva Presenation 1309136702 ppt (7-05-2016)Final Viva Presenation 1309136702 ppt (7-05-2016)
Final Viva Presenation 1309136702 ppt (7-05-2016)
 
128 mA CMOS LDO with 108 dB PSRR at 2.4 MHz frequency
128 mA CMOS LDO with 108 dB PSRR at 2.4 MHz frequency128 mA CMOS LDO with 108 dB PSRR at 2.4 MHz frequency
128 mA CMOS LDO with 108 dB PSRR at 2.4 MHz frequency
 
The International Journal of Engineering and Science (The IJES)
The International Journal of Engineering and Science (The IJES)The International Journal of Engineering and Science (The IJES)
The International Journal of Engineering and Science (The IJES)
 
A 10 d bm 25 dbm, 0.363 mm2 two stage 130 nm rf cmos power amplifier
A 10 d bm 25 dbm, 0.363 mm2 two stage 130 nm rf cmos power amplifierA 10 d bm 25 dbm, 0.363 mm2 two stage 130 nm rf cmos power amplifier
A 10 d bm 25 dbm, 0.363 mm2 two stage 130 nm rf cmos power amplifier
 
Power quality improvement using impedance network based inverter
Power quality improvement using impedance network based inverterPower quality improvement using impedance network based inverter
Power quality improvement using impedance network based inverter
 
09 15 dec13 #5019 harmonic mitigeted front end
09 15 dec13 #5019 harmonic mitigeted front end09 15 dec13 #5019 harmonic mitigeted front end
09 15 dec13 #5019 harmonic mitigeted front end
 
A 2.4 ghz cmos lna input matching design using resistive feedback topology in...
A 2.4 ghz cmos lna input matching design using resistive feedback topology in...A 2.4 ghz cmos lna input matching design using resistive feedback topology in...
A 2.4 ghz cmos lna input matching design using resistive feedback topology in...
 
A 2.4 ghz cmos lna input matching design using resistive feedback topology in...
A 2.4 ghz cmos lna input matching design using resistive feedback topology in...A 2.4 ghz cmos lna input matching design using resistive feedback topology in...
A 2.4 ghz cmos lna input matching design using resistive feedback topology in...
 
A Study on Protection of Cables by Solkor Differential Protection Relay with ...
A Study on Protection of Cables by Solkor Differential Protection Relay with ...A Study on Protection of Cables by Solkor Differential Protection Relay with ...
A Study on Protection of Cables by Solkor Differential Protection Relay with ...
 
DESIGN OF HIGH EFFICIENCY TWO STAGE POWER AMPLIFIER IN 0.13UM RF CMOS TECHNOL...
DESIGN OF HIGH EFFICIENCY TWO STAGE POWER AMPLIFIER IN 0.13UM RF CMOS TECHNOL...DESIGN OF HIGH EFFICIENCY TWO STAGE POWER AMPLIFIER IN 0.13UM RF CMOS TECHNOL...
DESIGN OF HIGH EFFICIENCY TWO STAGE POWER AMPLIFIER IN 0.13UM RF CMOS TECHNOL...
 
Performance Analysis of Constant-K Low-Pass and Band-Pass Filters in a Uni-Po...
Performance Analysis of Constant-K Low-Pass and Band-Pass Filters in a Uni-Po...Performance Analysis of Constant-K Low-Pass and Band-Pass Filters in a Uni-Po...
Performance Analysis of Constant-K Low-Pass and Band-Pass Filters in a Uni-Po...
 
M.TECH IEEE.Technical seminar paper for Vlsi design and embedded systems.
M.TECH IEEE.Technical seminar paper for Vlsi design and embedded systems.M.TECH IEEE.Technical seminar paper for Vlsi design and embedded systems.
M.TECH IEEE.Technical seminar paper for Vlsi design and embedded systems.
 
M.Tech Voltage Reference Thesis Presentation
M.Tech Voltage Reference Thesis PresentationM.Tech Voltage Reference Thesis Presentation
M.Tech Voltage Reference Thesis Presentation
 
A Novel Structure of a Wideband Zero-bias Power Limiter for ISM Band
A Novel Structure of a Wideband Zero-bias Power Limiter for ISM BandA Novel Structure of a Wideband Zero-bias Power Limiter for ISM Band
A Novel Structure of a Wideband Zero-bias Power Limiter for ISM Band
 
Ultra-low power 0.45 mW 2.4 GHz CMOS low noise amplifier for wireless sensor ...
Ultra-low power 0.45 mW 2.4 GHz CMOS low noise amplifier for wireless sensor ...Ultra-low power 0.45 mW 2.4 GHz CMOS low noise amplifier for wireless sensor ...
Ultra-low power 0.45 mW 2.4 GHz CMOS low noise amplifier for wireless sensor ...
 
International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER)International Journal of Computational Engineering Research(IJCER)
International Journal of Computational Engineering Research(IJCER)
 

Similaire à A LOW POWER, LOW PHASE NOISE CMOS LC OSCILLATOR

A Low Phase Noise CMOS Quadrature Voltage Control Oscillator Using Clock Gate...
A Low Phase Noise CMOS Quadrature Voltage Control Oscillator Using Clock Gate...A Low Phase Noise CMOS Quadrature Voltage Control Oscillator Using Clock Gate...
A Low Phase Noise CMOS Quadrature Voltage Control Oscillator Using Clock Gate...IJERA Editor
 
A Low Phase Noise CMOS Quadrature Voltage Control Oscillator Using Clock Gate...
A Low Phase Noise CMOS Quadrature Voltage Control Oscillator Using Clock Gate...A Low Phase Noise CMOS Quadrature Voltage Control Oscillator Using Clock Gate...
A Low Phase Noise CMOS Quadrature Voltage Control Oscillator Using Clock Gate...IJERA Editor
 
A new precision peak detector full wave rectifier
A new precision peak detector full wave rectifierA new precision peak detector full wave rectifier
A new precision peak detector full wave rectifierVishal kakade
 
Design and performance analysis of low phase noise LC-voltage controlled osci...
Design and performance analysis of low phase noise LC-voltage controlled osci...Design and performance analysis of low phase noise LC-voltage controlled osci...
Design and performance analysis of low phase noise LC-voltage controlled osci...TELKOMNIKA JOURNAL
 
A High-Swing OTA with wide Linearity for design of self-tunable linear resistor
A High-Swing OTA with wide Linearity for design of self-tunable linear resistorA High-Swing OTA with wide Linearity for design of self-tunable linear resistor
A High-Swing OTA with wide Linearity for design of self-tunable linear resistorVLSICS Design
 
An operational amplifier with recycling folded cascode topology and adaptive ...
An operational amplifier with recycling folded cascode topology and adaptive ...An operational amplifier with recycling folded cascode topology and adaptive ...
An operational amplifier with recycling folded cascode topology and adaptive ...VLSICS Design
 
Distortion Analysis of Differential Amplifier
Distortion Analysis of Differential AmplifierDistortion Analysis of Differential Amplifier
Distortion Analysis of Differential AmplifierIOSR Journals
 
AN OPERATIONAL AMPLIFIER WITH RECYCLING FOLDED CASCODE TOPOLOGY AND ADAPTIVE ...
AN OPERATIONAL AMPLIFIER WITH RECYCLING FOLDED CASCODE TOPOLOGY AND ADAPTIVE ...AN OPERATIONAL AMPLIFIER WITH RECYCLING FOLDED CASCODE TOPOLOGY AND ADAPTIVE ...
AN OPERATIONAL AMPLIFIER WITH RECYCLING FOLDED CASCODE TOPOLOGY AND ADAPTIVE ...VLSICS Design
 
Efficient Design of Differential Trans- Conductance Amplifier with Sub-Thresh...
Efficient Design of Differential Trans- Conductance Amplifier with Sub-Thresh...Efficient Design of Differential Trans- Conductance Amplifier with Sub-Thresh...
Efficient Design of Differential Trans- Conductance Amplifier with Sub-Thresh...IJEEE
 
Compact low power high slew-rate cmos buffer amplifier with power gating tech...
Compact low power high slew-rate cmos buffer amplifier with power gating tech...Compact low power high slew-rate cmos buffer amplifier with power gating tech...
Compact low power high slew-rate cmos buffer amplifier with power gating tech...VLSICS Design
 
A Review on Wide Bandwidth Low Noise Amplifier for Modern Wireless Communication
A Review on Wide Bandwidth Low Noise Amplifier for Modern Wireless CommunicationA Review on Wide Bandwidth Low Noise Amplifier for Modern Wireless Communication
A Review on Wide Bandwidth Low Noise Amplifier for Modern Wireless CommunicationIRJET Journal
 
Project_Kaveh & Mohammad
Project_Kaveh & MohammadProject_Kaveh & Mohammad
Project_Kaveh & MohammadKaveh Dehno
 
Design of 5.1 GHz ultra-low power and wide tuning range hybrid oscillator
Design of 5.1 GHz ultra-low power and wide tuning range  hybrid oscillatorDesign of 5.1 GHz ultra-low power and wide tuning range  hybrid oscillator
Design of 5.1 GHz ultra-low power and wide tuning range hybrid oscillatorIJECEIAES
 
Conducted EMI Reduction Accomplished via IEEE 1588 PTP for Grid Connected Par...
Conducted EMI Reduction Accomplished via IEEE 1588 PTP for Grid Connected Par...Conducted EMI Reduction Accomplished via IEEE 1588 PTP for Grid Connected Par...
Conducted EMI Reduction Accomplished via IEEE 1588 PTP for Grid Connected Par...idescitation
 
Reconfigurable RF MEMS Bandpass Filter
Reconfigurable RF MEMS Bandpass FilterReconfigurable RF MEMS Bandpass Filter
Reconfigurable RF MEMS Bandpass FilterWEI WEI
 
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...IJERD Editor
 
Paper id 26201491
Paper id 26201491Paper id 26201491
Paper id 26201491IJRAT
 

Similaire à A LOW POWER, LOW PHASE NOISE CMOS LC OSCILLATOR (20)

A Low Phase Noise CMOS Quadrature Voltage Control Oscillator Using Clock Gate...
A Low Phase Noise CMOS Quadrature Voltage Control Oscillator Using Clock Gate...A Low Phase Noise CMOS Quadrature Voltage Control Oscillator Using Clock Gate...
A Low Phase Noise CMOS Quadrature Voltage Control Oscillator Using Clock Gate...
 
A Low Phase Noise CMOS Quadrature Voltage Control Oscillator Using Clock Gate...
A Low Phase Noise CMOS Quadrature Voltage Control Oscillator Using Clock Gate...A Low Phase Noise CMOS Quadrature Voltage Control Oscillator Using Clock Gate...
A Low Phase Noise CMOS Quadrature Voltage Control Oscillator Using Clock Gate...
 
O0704080084
O0704080084O0704080084
O0704080084
 
Jv2416961699
Jv2416961699Jv2416961699
Jv2416961699
 
A new precision peak detector full wave rectifier
A new precision peak detector full wave rectifierA new precision peak detector full wave rectifier
A new precision peak detector full wave rectifier
 
Design and performance analysis of low phase noise LC-voltage controlled osci...
Design and performance analysis of low phase noise LC-voltage controlled osci...Design and performance analysis of low phase noise LC-voltage controlled osci...
Design and performance analysis of low phase noise LC-voltage controlled osci...
 
A High-Swing OTA with wide Linearity for design of self-tunable linear resistor
A High-Swing OTA with wide Linearity for design of self-tunable linear resistorA High-Swing OTA with wide Linearity for design of self-tunable linear resistor
A High-Swing OTA with wide Linearity for design of self-tunable linear resistor
 
An operational amplifier with recycling folded cascode topology and adaptive ...
An operational amplifier with recycling folded cascode topology and adaptive ...An operational amplifier with recycling folded cascode topology and adaptive ...
An operational amplifier with recycling folded cascode topology and adaptive ...
 
Distortion Analysis of Differential Amplifier
Distortion Analysis of Differential AmplifierDistortion Analysis of Differential Amplifier
Distortion Analysis of Differential Amplifier
 
AN OPERATIONAL AMPLIFIER WITH RECYCLING FOLDED CASCODE TOPOLOGY AND ADAPTIVE ...
AN OPERATIONAL AMPLIFIER WITH RECYCLING FOLDED CASCODE TOPOLOGY AND ADAPTIVE ...AN OPERATIONAL AMPLIFIER WITH RECYCLING FOLDED CASCODE TOPOLOGY AND ADAPTIVE ...
AN OPERATIONAL AMPLIFIER WITH RECYCLING FOLDED CASCODE TOPOLOGY AND ADAPTIVE ...
 
Efficient Design of Differential Trans- Conductance Amplifier with Sub-Thresh...
Efficient Design of Differential Trans- Conductance Amplifier with Sub-Thresh...Efficient Design of Differential Trans- Conductance Amplifier with Sub-Thresh...
Efficient Design of Differential Trans- Conductance Amplifier with Sub-Thresh...
 
Compact low power high slew-rate cmos buffer amplifier with power gating tech...
Compact low power high slew-rate cmos buffer amplifier with power gating tech...Compact low power high slew-rate cmos buffer amplifier with power gating tech...
Compact low power high slew-rate cmos buffer amplifier with power gating tech...
 
A Review on Wide Bandwidth Low Noise Amplifier for Modern Wireless Communication
A Review on Wide Bandwidth Low Noise Amplifier for Modern Wireless CommunicationA Review on Wide Bandwidth Low Noise Amplifier for Modern Wireless Communication
A Review on Wide Bandwidth Low Noise Amplifier for Modern Wireless Communication
 
Project_Kaveh & Mohammad
Project_Kaveh & MohammadProject_Kaveh & Mohammad
Project_Kaveh & Mohammad
 
Design of 5.1 GHz ultra-low power and wide tuning range hybrid oscillator
Design of 5.1 GHz ultra-low power and wide tuning range  hybrid oscillatorDesign of 5.1 GHz ultra-low power and wide tuning range  hybrid oscillator
Design of 5.1 GHz ultra-low power and wide tuning range hybrid oscillator
 
Conducted EMI Reduction Accomplished via IEEE 1588 PTP for Grid Connected Par...
Conducted EMI Reduction Accomplished via IEEE 1588 PTP for Grid Connected Par...Conducted EMI Reduction Accomplished via IEEE 1588 PTP for Grid Connected Par...
Conducted EMI Reduction Accomplished via IEEE 1588 PTP for Grid Connected Par...
 
63
6363
63
 
Reconfigurable RF MEMS Bandpass Filter
Reconfigurable RF MEMS Bandpass FilterReconfigurable RF MEMS Bandpass Filter
Reconfigurable RF MEMS Bandpass Filter
 
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...
 
Paper id 26201491
Paper id 26201491Paper id 26201491
Paper id 26201491
 

Plus de IJEEE

A survey on Energy Efficient ProtocolsLEACH, Fuzzy-based approach and Neural ...
A survey on Energy Efficient ProtocolsLEACH, Fuzzy-based approach and Neural ...A survey on Energy Efficient ProtocolsLEACH, Fuzzy-based approach and Neural ...
A survey on Energy Efficient ProtocolsLEACH, Fuzzy-based approach and Neural ...IJEEE
 
Implementation of Back-Propagation Neural Network using Scilab and its Conver...
Implementation of Back-Propagation Neural Network using Scilab and its Conver...Implementation of Back-Propagation Neural Network using Scilab and its Conver...
Implementation of Back-Propagation Neural Network using Scilab and its Conver...IJEEE
 
Automated Air Cooled Three Level Inverter system using Arduino
Automated Air Cooled Three Level Inverter system using ArduinoAutomated Air Cooled Three Level Inverter system using Arduino
Automated Air Cooled Three Level Inverter system using ArduinoIJEEE
 
An Approach to Speech and Iris based Multimodal Biometric System
An Approach to Speech and Iris based Multimodal Biometric SystemAn Approach to Speech and Iris based Multimodal Biometric System
An Approach to Speech and Iris based Multimodal Biometric SystemIJEEE
 
An Overview of EDFA Gain Flattening by Using Hybrid Amplifier
An Overview of EDFA Gain Flattening by Using Hybrid AmplifierAn Overview of EDFA Gain Flattening by Using Hybrid Amplifier
An Overview of EDFA Gain Flattening by Using Hybrid AmplifierIJEEE
 
Design and Implementation of FPGA Based Low Power Pipelined 64 Bit Risc Proce...
Design and Implementation of FPGA Based Low Power Pipelined 64 Bit Risc Proce...Design and Implementation of FPGA Based Low Power Pipelined 64 Bit Risc Proce...
Design and Implementation of FPGA Based Low Power Pipelined 64 Bit Risc Proce...IJEEE
 
Design of Image Segmentation Algorithm for Autonomous Vehicle Navigationusing...
Design of Image Segmentation Algorithm for Autonomous Vehicle Navigationusing...Design of Image Segmentation Algorithm for Autonomous Vehicle Navigationusing...
Design of Image Segmentation Algorithm for Autonomous Vehicle Navigationusing...IJEEE
 
Performance Analysis of GSM Network for Different Types of Antennas
Performance Analysis of GSM Network for Different Types of Antennas Performance Analysis of GSM Network for Different Types of Antennas
Performance Analysis of GSM Network for Different Types of Antennas IJEEE
 
On the Performance Analysis of Composite Multipath/Shadowing (Weibull-Log Nor...
On the Performance Analysis of Composite Multipath/Shadowing (Weibull-Log Nor...On the Performance Analysis of Composite Multipath/Shadowing (Weibull-Log Nor...
On the Performance Analysis of Composite Multipath/Shadowing (Weibull-Log Nor...IJEEE
 
Design Analysis of Delay Register with PTL Logic using 90 nm Technology
Design Analysis of Delay Register with PTL Logic using 90 nm TechnologyDesign Analysis of Delay Register with PTL Logic using 90 nm Technology
Design Analysis of Delay Register with PTL Logic using 90 nm TechnologyIJEEE
 
Carbon Nanotubes Based Sensor for Detection of Traces of Gas Molecules- A Review
Carbon Nanotubes Based Sensor for Detection of Traces of Gas Molecules- A ReviewCarbon Nanotubes Based Sensor for Detection of Traces of Gas Molecules- A Review
Carbon Nanotubes Based Sensor for Detection of Traces of Gas Molecules- A ReviewIJEEE
 
Routing Protocols in Zigbee Based networks: A Survey
Routing Protocols in Zigbee Based networks: A SurveyRouting Protocols in Zigbee Based networks: A Survey
Routing Protocols in Zigbee Based networks: A SurveyIJEEE
 
A Survey of Routing Protocols for Structural Health Monitoring
A Survey of Routing Protocols for Structural Health MonitoringA Survey of Routing Protocols for Structural Health Monitoring
A Survey of Routing Protocols for Structural Health MonitoringIJEEE
 
Layout Design Analysis of SR Flip Flop using CMOS Technology
Layout Design Analysis of SR Flip Flop using CMOS TechnologyLayout Design Analysis of SR Flip Flop using CMOS Technology
Layout Design Analysis of SR Flip Flop using CMOS TechnologyIJEEE
 
Codec Scheme for Power Optimization in VLSI Interconnects
Codec Scheme for Power Optimization in VLSI InterconnectsCodec Scheme for Power Optimization in VLSI Interconnects
Codec Scheme for Power Optimization in VLSI InterconnectsIJEEE
 
Design of Planar Inverted F-Antenna for Multiband Applications
Design of Planar Inverted F-Antenna for Multiband Applications Design of Planar Inverted F-Antenna for Multiband Applications
Design of Planar Inverted F-Antenna for Multiband Applications IJEEE
 
Design of CMOS Inverter for Low Power and High Speed using Mentor Graphics
Design of CMOS Inverter for Low Power and High Speed using Mentor GraphicsDesign of CMOS Inverter for Low Power and High Speed using Mentor Graphics
Design of CMOS Inverter for Low Power and High Speed using Mentor GraphicsIJEEE
 
Layout Design Analysis of CMOS Comparator using 180nm Technology
Layout Design Analysis of CMOS Comparator using 180nm TechnologyLayout Design Analysis of CMOS Comparator using 180nm Technology
Layout Design Analysis of CMOS Comparator using 180nm TechnologyIJEEE
 

Plus de IJEEE (20)

A survey on Energy Efficient ProtocolsLEACH, Fuzzy-based approach and Neural ...
A survey on Energy Efficient ProtocolsLEACH, Fuzzy-based approach and Neural ...A survey on Energy Efficient ProtocolsLEACH, Fuzzy-based approach and Neural ...
A survey on Energy Efficient ProtocolsLEACH, Fuzzy-based approach and Neural ...
 
Implementation of Back-Propagation Neural Network using Scilab and its Conver...
Implementation of Back-Propagation Neural Network using Scilab and its Conver...Implementation of Back-Propagation Neural Network using Scilab and its Conver...
Implementation of Back-Propagation Neural Network using Scilab and its Conver...
 
Automated Air Cooled Three Level Inverter system using Arduino
Automated Air Cooled Three Level Inverter system using ArduinoAutomated Air Cooled Three Level Inverter system using Arduino
Automated Air Cooled Three Level Inverter system using Arduino
 
Id136
Id136Id136
Id136
 
Id135
Id135Id135
Id135
 
An Approach to Speech and Iris based Multimodal Biometric System
An Approach to Speech and Iris based Multimodal Biometric SystemAn Approach to Speech and Iris based Multimodal Biometric System
An Approach to Speech and Iris based Multimodal Biometric System
 
An Overview of EDFA Gain Flattening by Using Hybrid Amplifier
An Overview of EDFA Gain Flattening by Using Hybrid AmplifierAn Overview of EDFA Gain Flattening by Using Hybrid Amplifier
An Overview of EDFA Gain Flattening by Using Hybrid Amplifier
 
Design and Implementation of FPGA Based Low Power Pipelined 64 Bit Risc Proce...
Design and Implementation of FPGA Based Low Power Pipelined 64 Bit Risc Proce...Design and Implementation of FPGA Based Low Power Pipelined 64 Bit Risc Proce...
Design and Implementation of FPGA Based Low Power Pipelined 64 Bit Risc Proce...
 
Design of Image Segmentation Algorithm for Autonomous Vehicle Navigationusing...
Design of Image Segmentation Algorithm for Autonomous Vehicle Navigationusing...Design of Image Segmentation Algorithm for Autonomous Vehicle Navigationusing...
Design of Image Segmentation Algorithm for Autonomous Vehicle Navigationusing...
 
Performance Analysis of GSM Network for Different Types of Antennas
Performance Analysis of GSM Network for Different Types of Antennas Performance Analysis of GSM Network for Different Types of Antennas
Performance Analysis of GSM Network for Different Types of Antennas
 
On the Performance Analysis of Composite Multipath/Shadowing (Weibull-Log Nor...
On the Performance Analysis of Composite Multipath/Shadowing (Weibull-Log Nor...On the Performance Analysis of Composite Multipath/Shadowing (Weibull-Log Nor...
On the Performance Analysis of Composite Multipath/Shadowing (Weibull-Log Nor...
 
Design Analysis of Delay Register with PTL Logic using 90 nm Technology
Design Analysis of Delay Register with PTL Logic using 90 nm TechnologyDesign Analysis of Delay Register with PTL Logic using 90 nm Technology
Design Analysis of Delay Register with PTL Logic using 90 nm Technology
 
Carbon Nanotubes Based Sensor for Detection of Traces of Gas Molecules- A Review
Carbon Nanotubes Based Sensor for Detection of Traces of Gas Molecules- A ReviewCarbon Nanotubes Based Sensor for Detection of Traces of Gas Molecules- A Review
Carbon Nanotubes Based Sensor for Detection of Traces of Gas Molecules- A Review
 
Routing Protocols in Zigbee Based networks: A Survey
Routing Protocols in Zigbee Based networks: A SurveyRouting Protocols in Zigbee Based networks: A Survey
Routing Protocols in Zigbee Based networks: A Survey
 
A Survey of Routing Protocols for Structural Health Monitoring
A Survey of Routing Protocols for Structural Health MonitoringA Survey of Routing Protocols for Structural Health Monitoring
A Survey of Routing Protocols for Structural Health Monitoring
 
Layout Design Analysis of SR Flip Flop using CMOS Technology
Layout Design Analysis of SR Flip Flop using CMOS TechnologyLayout Design Analysis of SR Flip Flop using CMOS Technology
Layout Design Analysis of SR Flip Flop using CMOS Technology
 
Codec Scheme for Power Optimization in VLSI Interconnects
Codec Scheme for Power Optimization in VLSI InterconnectsCodec Scheme for Power Optimization in VLSI Interconnects
Codec Scheme for Power Optimization in VLSI Interconnects
 
Design of Planar Inverted F-Antenna for Multiband Applications
Design of Planar Inverted F-Antenna for Multiband Applications Design of Planar Inverted F-Antenna for Multiband Applications
Design of Planar Inverted F-Antenna for Multiband Applications
 
Design of CMOS Inverter for Low Power and High Speed using Mentor Graphics
Design of CMOS Inverter for Low Power and High Speed using Mentor GraphicsDesign of CMOS Inverter for Low Power and High Speed using Mentor Graphics
Design of CMOS Inverter for Low Power and High Speed using Mentor Graphics
 
Layout Design Analysis of CMOS Comparator using 180nm Technology
Layout Design Analysis of CMOS Comparator using 180nm TechnologyLayout Design Analysis of CMOS Comparator using 180nm Technology
Layout Design Analysis of CMOS Comparator using 180nm Technology
 

Dernier

University management System project report..pdf
University management System project report..pdfUniversity management System project report..pdf
University management System project report..pdfKamal Acharya
 
Thermal Engineering -unit - III & IV.ppt
Thermal Engineering -unit - III & IV.pptThermal Engineering -unit - III & IV.ppt
Thermal Engineering -unit - III & IV.pptDineshKumar4165
 
Unit 1 - Soil Classification and Compaction.pdf
Unit 1 - Soil Classification and Compaction.pdfUnit 1 - Soil Classification and Compaction.pdf
Unit 1 - Soil Classification and Compaction.pdfRagavanV2
 
Coefficient of Thermal Expansion and their Importance.pptx
Coefficient of Thermal Expansion and their Importance.pptxCoefficient of Thermal Expansion and their Importance.pptx
Coefficient of Thermal Expansion and their Importance.pptxAsutosh Ranjan
 
chapter 5.pptx: drainage and irrigation engineering
chapter 5.pptx: drainage and irrigation engineeringchapter 5.pptx: drainage and irrigation engineering
chapter 5.pptx: drainage and irrigation engineeringmulugeta48
 
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...Dr.Costas Sachpazis
 
Intze Overhead Water Tank Design by Working Stress - IS Method.pdf
Intze Overhead Water Tank  Design by Working Stress - IS Method.pdfIntze Overhead Water Tank  Design by Working Stress - IS Method.pdf
Intze Overhead Water Tank Design by Working Stress - IS Method.pdfSuman Jyoti
 
data_management_and _data_science_cheat_sheet.pdf
data_management_and _data_science_cheat_sheet.pdfdata_management_and _data_science_cheat_sheet.pdf
data_management_and _data_science_cheat_sheet.pdfJiananWang21
 
FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756
FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756
FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756dollysharma2066
 
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete RecordCCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete RecordAsst.prof M.Gokilavani
 
Generative AI or GenAI technology based PPT
Generative AI or GenAI technology based PPTGenerative AI or GenAI technology based PPT
Generative AI or GenAI technology based PPTbhaskargani46
 
AKTU Computer Networks notes --- Unit 3.pdf
AKTU Computer Networks notes ---  Unit 3.pdfAKTU Computer Networks notes ---  Unit 3.pdf
AKTU Computer Networks notes --- Unit 3.pdfankushspencer015
 
UNIT-IFLUID PROPERTIES & FLOW CHARACTERISTICS
UNIT-IFLUID PROPERTIES & FLOW CHARACTERISTICSUNIT-IFLUID PROPERTIES & FLOW CHARACTERISTICS
UNIT-IFLUID PROPERTIES & FLOW CHARACTERISTICSrknatarajan
 
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 BookingVIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Bookingdharasingh5698
 
The Most Attractive Pune Call Girls Manchar 8250192130 Will You Miss This Cha...
The Most Attractive Pune Call Girls Manchar 8250192130 Will You Miss This Cha...The Most Attractive Pune Call Girls Manchar 8250192130 Will You Miss This Cha...
The Most Attractive Pune Call Girls Manchar 8250192130 Will You Miss This Cha...ranjana rawat
 
UNIT-II FMM-Flow Through Circular Conduits
UNIT-II FMM-Flow Through Circular ConduitsUNIT-II FMM-Flow Through Circular Conduits
UNIT-II FMM-Flow Through Circular Conduitsrknatarajan
 
Extrusion Processes and Their Limitations
Extrusion Processes and Their LimitationsExtrusion Processes and Their Limitations
Extrusion Processes and Their Limitations120cr0395
 

Dernier (20)

University management System project report..pdf
University management System project report..pdfUniversity management System project report..pdf
University management System project report..pdf
 
Thermal Engineering -unit - III & IV.ppt
Thermal Engineering -unit - III & IV.pptThermal Engineering -unit - III & IV.ppt
Thermal Engineering -unit - III & IV.ppt
 
Call Now ≽ 9953056974 ≼🔝 Call Girls In New Ashok Nagar ≼🔝 Delhi door step de...
Call Now ≽ 9953056974 ≼🔝 Call Girls In New Ashok Nagar  ≼🔝 Delhi door step de...Call Now ≽ 9953056974 ≼🔝 Call Girls In New Ashok Nagar  ≼🔝 Delhi door step de...
Call Now ≽ 9953056974 ≼🔝 Call Girls In New Ashok Nagar ≼🔝 Delhi door step de...
 
Unit 1 - Soil Classification and Compaction.pdf
Unit 1 - Soil Classification and Compaction.pdfUnit 1 - Soil Classification and Compaction.pdf
Unit 1 - Soil Classification and Compaction.pdf
 
Coefficient of Thermal Expansion and their Importance.pptx
Coefficient of Thermal Expansion and their Importance.pptxCoefficient of Thermal Expansion and their Importance.pptx
Coefficient of Thermal Expansion and their Importance.pptx
 
chapter 5.pptx: drainage and irrigation engineering
chapter 5.pptx: drainage and irrigation engineeringchapter 5.pptx: drainage and irrigation engineering
chapter 5.pptx: drainage and irrigation engineering
 
(INDIRA) Call Girl Aurangabad Call Now 8617697112 Aurangabad Escorts 24x7
(INDIRA) Call Girl Aurangabad Call Now 8617697112 Aurangabad Escorts 24x7(INDIRA) Call Girl Aurangabad Call Now 8617697112 Aurangabad Escorts 24x7
(INDIRA) Call Girl Aurangabad Call Now 8617697112 Aurangabad Escorts 24x7
 
(INDIRA) Call Girl Meerut Call Now 8617697112 Meerut Escorts 24x7
(INDIRA) Call Girl Meerut Call Now 8617697112 Meerut Escorts 24x7(INDIRA) Call Girl Meerut Call Now 8617697112 Meerut Escorts 24x7
(INDIRA) Call Girl Meerut Call Now 8617697112 Meerut Escorts 24x7
 
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
 
Intze Overhead Water Tank Design by Working Stress - IS Method.pdf
Intze Overhead Water Tank  Design by Working Stress - IS Method.pdfIntze Overhead Water Tank  Design by Working Stress - IS Method.pdf
Intze Overhead Water Tank Design by Working Stress - IS Method.pdf
 
data_management_and _data_science_cheat_sheet.pdf
data_management_and _data_science_cheat_sheet.pdfdata_management_and _data_science_cheat_sheet.pdf
data_management_and _data_science_cheat_sheet.pdf
 
FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756
FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756
FULL ENJOY Call Girls In Mahipalpur Delhi Contact Us 8377877756
 
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete RecordCCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
 
Generative AI or GenAI technology based PPT
Generative AI or GenAI technology based PPTGenerative AI or GenAI technology based PPT
Generative AI or GenAI technology based PPT
 
AKTU Computer Networks notes --- Unit 3.pdf
AKTU Computer Networks notes ---  Unit 3.pdfAKTU Computer Networks notes ---  Unit 3.pdf
AKTU Computer Networks notes --- Unit 3.pdf
 
UNIT-IFLUID PROPERTIES & FLOW CHARACTERISTICS
UNIT-IFLUID PROPERTIES & FLOW CHARACTERISTICSUNIT-IFLUID PROPERTIES & FLOW CHARACTERISTICS
UNIT-IFLUID PROPERTIES & FLOW CHARACTERISTICS
 
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 BookingVIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
VIP Call Girls Ankleshwar 7001035870 Whatsapp Number, 24/07 Booking
 
The Most Attractive Pune Call Girls Manchar 8250192130 Will You Miss This Cha...
The Most Attractive Pune Call Girls Manchar 8250192130 Will You Miss This Cha...The Most Attractive Pune Call Girls Manchar 8250192130 Will You Miss This Cha...
The Most Attractive Pune Call Girls Manchar 8250192130 Will You Miss This Cha...
 
UNIT-II FMM-Flow Through Circular Conduits
UNIT-II FMM-Flow Through Circular ConduitsUNIT-II FMM-Flow Through Circular Conduits
UNIT-II FMM-Flow Through Circular Conduits
 
Extrusion Processes and Their Limitations
Extrusion Processes and Their LimitationsExtrusion Processes and Their Limitations
Extrusion Processes and Their Limitations
 

A LOW POWER, LOW PHASE NOISE CMOS LC OSCILLATOR

  • 1. Int. Journal of Electrical & Electronics Engg. Vol. 2, Spl. Issue 1 (2015) e-ISSN: 1694-2310 | p-ISSN: 1694-2426 NITTTR, Chandigarh EDIT -2015 18 A LOW POWER, LOW PHASE NOISE CMOS LC OSCILLATOR 1 Pankaj Aseri, 2 R.C Gurjar 1,2 Microelectronics and VLSI Design, E&I Department, Shri G. S. Institute of Technology and Science, Indore, M.P, India 1 pankajaseri17@gmail.com,2 rgurjar@sgsits.ac.in Abstract:- In this paper a Double Cross Coupled Inductor capacitor based Voltage Control Oscillator (LC-VCO) is designed. In the proposed circuit the phase noise, tuning range with respect to control voltage, output power and the power dissipation of the circuit is analysed. Phase noise of approximate -96 dBc/Hz at frequency of 1MHz, frequency tuning range of 4.8 to 8.3 GHz (corresponding to 53.0% tuning range) obtained by varying the control voltage from 0 to 2.0 V, Output power of circuit -8.92 dBm at 50 Ohm resistance terminal and the power consumption of Circuit is 3.8 mW. This VCO are designed for 5.5 GHz. The circuit is designed on the UMC 180nm CMOS technology and all the simulation results are obtained using cadence SPECTRE Simulator. Keywords:- Phase Noise, LC-Tank, CMOS, Voltage controlled Oscillator (VCO), Low power. I. INDTRODCTION The typical performance parameters of a VCO are phase noise, tuning range, output power and DC power consumption [1]. The VCO is the most important building block of RF IC design. It play a vital role in many applications such as GSM, Bluetooth, WLAN, Wireless Personal Area Network (WPAN) and Wireless Sensor Network etc. [2]. The most difficult task is to design the Voltage Control Oscillator in the Front end block of RF-IC design. In the today’s world of perfection in technology there is a need to design and develop the circuit with Low power and Low noise at the Higher Frequency. Out of the total power consumption of a system the oscillator power consumption can be a significant portion. So over- all power consumption can be reduced by minimizing the power consumption of the VCO [2]. Some basic oscillator circuits such as local oscillator are limited to the Mixer circuits at receiver end. But, at the high frequency the different topology of oscillators are used that are capable to provide low phase noise and most important term smaller power at high frequency range i.e. Radio frequency range. For higher quality receivers, an L C oscillator topology is chosen over a relaxation oscillator because the band pass nature of the resonant tank in the L C oscillator provides the lowest phase noise [3]. In this paper, LC Voltage Controlled Oscillator is designed, the proposed circuit shows frequency tuning range in Giga Hertz due to variation in control voltage variation. In the SECTION II and SECTION III of this paper provides information about the LC-VCO circuit description and theoretical analyses of proposed circuit. SECTION IV and SECTION V shows the simulation results and conclusion. II. LC-VCO CIRCUIT DESCRIPTION The schematic circuit of the double cross coupled differential LC-VCO including the differential buffer at the output side is shown in Fig.1. The proposed LC-VCO form by the PMOS and NMOS, inductor, and capacitor. This LC-VCO is having of Cross Coupled PMOS transistors (M4, M5) and Cross Coupled NMOS transistors (M0, M3). Here PMOS and NMOS pairs are in parallel and due to this negative resistance is generated. M14 and M12 transistors are used as an output buffer. For biasing proposed circuit a current mirror technique is used. (M1, M2) transistors are being used as a current mirror. The Oscillation frequency can be obtain from M14 and M12 NMOS transistors. This proposed circuit provides better Phase Noise performance measure because of double switch Cross Coupled structure. Fig: 1. Cross Coupled double switch LC-VCO. III.THEORITICAL ANALYSES OF PROPOSED CIRCUIT The proposed circuit shown in the fig.1 consists of inductor and voltage controlled capacitor (capacitor design through MOS transistor) these two passive element forms or resonant tank circuit. In the proposed circuit MOS transistors (M1, M2) and (M3, M4) are cross coupled transistors, which forms negative resistance and this negative resistance basically compensated the resonator losses. Voltage across the tank circuit is given by:- - ≈ A sin( ) (1) Where = ωt, ω being the angular frequency of oscillation. Equations for bias current ( ) in NMOS and PMOS pair is as follows:-
  • 2. Int. Journal of Electrical & Electronics Engg. Vol. 2, Spl. Issue 1 (2015) e-ISSN: 1694-2310 | p-ISSN: 1694-2426 19 NITTTR, Chandigarh EDIT-2015 + = (2) And also for PMOS pair + = (3) If transconductance PMOS and NMOS are gmp and gmn respectively, from the small signal behaviour and analyse we can relate negative resistance Rnegative with the transcondutances of NMOS and PMOS shown below:- = − (4) If gmp = gmn = gm. Then we have > (5) The transistors (M5, M6) are current mirror which provide or maintain the tail current of VCO and provide current mirror action. Transistor (M7, M8) act as common drain output buffer and having large input impedance. IV.SIMULATION RESULTS In this section, we have shown all simulation results of double cross coupled LC-VCO. This VCO is designed using UMC 180nm CMOS technology and is simulated with Cadence Spectre simulator. This work has used estimated value of inductance as L= 2nH and a variable MOS based capacitor. For all measurements, we have chosen following parameters as Vdd (power supply) = 1.8V and biasing current Ibias, M1 = 1mA. The DC power consumption of about <= 3.8 mW is obtained. Fig. 2 shows the Oscillation waveform of LC-VCO. This Oscillation is produced by the tank circuit, i.e. inductor (L) and Capacitor (Ceq) in parallel connection forms the parallel RLC circuit. Fig: 2 Oscillation Waveform of LC VCO Fig: 3 Oscillation of frequency at two output nodes Vout+ and Vout- of LC-VCO. Fig. 4 The Phase Noise performance of circuit. Fig: 5 The Tuning range response of circuit. Fig: 4 The Phase Noise performance of circuit. Fig: 5 The Tuning range response of circuit i.e. graph between Frequency v/s Vcn (Control Voltage). By varying of Control Voltage from 0 Volts to 2 Volts, the Oscillation frequency varies from 4.8 GHz to 8.3 GHz. The percentage tuning is measured to be 53%.
  • 3. Int. Journal of Electrical & Electronics Engg. Vol. 2, Spl. Issue 1 (2015) e-ISSN: 1694-2310 | p-ISSN: 1694-2426 NITTTR, Chandigarh EDIT -2015 20 TABLE.1 COMPARISON AND PERFORMANCE SUMMARY OF LC-OSCILLATOR WITH EARLIER WORKS Parameters This Work [1] [4] [5] Process (nm) 180 250 180 180 Oscillation Frequency (GHz) 5.5 5.5 4.2 4.25 Core Current (mA) 1 0.83 6 4 Supply voltage (V) 1.8 2.5 1 2 Power Dissipation(m W) 3.8 2.075 6.0 8.0 Tuning range (%) 53 16.9 42 30 Phase Noise (dBc/Hz) -95.6 @1MH z -89.77 @1MH z -116 @1MH z -114 @1MH z V.CONCLUSION This design shows improved performance of Double cross coupled LC-VCO. The integrated CMOS LC-VCO uses double cross coupled transistor, an inductor and a capacitor (using MOS varactors). This CMOS LC-VCO is implemented using UMC 180nm CMOS technology and is simulated using Cadence SPECTRE simulator. This design has measured phase noise performance of -95.6 dBc/Hz at 1MHz and -116.3 dBc/Hz at 3MHz. It consume 3.8mW power at 1.8V DC voltage supply. The tuning range of this circuit is from 4.3 GHz to 8.3 GHz for 0V to 2V control Voltage respectively i.e. about 53% tuning range. This design finds its application in RF field because of its low power, low area and high speed. Comparison and performance summary of this work and earlier Oscillator work is shown in Table.1 REFERENCE 1) S. Haddadinejad, Achim Noculak and Michael Hinz, A Low Power, Small Area, Fully Integrated 5.5 GHz CMOS LC-VCO, Microelectronics and Electronics (PRIME), 2014 10th Conference on Ph.D. Research in IEEE 2014, pp. 1-4. 2) U K Nanda, P K Rout D P Acharya, S K Patra, Department of ECE, National Institute of Technology, Rourkela, India. “Design of Low Power 3.3-4 GHz LC VCO using CMODE” International Conference on Emerging Trends in Computing, Communication and Nanotechnology (ICECCN 2013), IEEE 2013, pp. 717-720. 3) T.I. Ahrens and T. H. Lee, “A 1.4-GHz 3-mW CMOS LC Low Phase Noise VCO using Tapped Bond Wire Inductances”, International Symposium on Low Power Electronics and Design, pp. 16-19, 1999. 4) S. Rong and H. C. Luong, “A 1 V 4 GHz-and-10 GHz transformer- based dual-band quadrature VCO in 0.18 m CMOS”, in IEEE CICC 2007, pp.817-820. 5) S. Y. Lee and C. Y. Chen, “Analysis and design of a wide-tuning- range VCO with quadrature outputs”, IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 55, no. 12, Dec. 2008, pp. 1209-1213. 6) S. L. Jang, S. H. Huang, C. C. Liu, and M. H. Juang, “CMOS Colpitts quadrature VCO using the body injection-locked coupling technique”, IEEE Microw. Wireless Compon. Lett. , vol. 19, no. 4, Apr. 2009, pp. 230-232. 7) M. Ebrahmzadeh, "Design of an Ultra-Low Power Low Phase Noise CMOS LC Oscillator," International Scholarly and Scientific Research & Innovation, vol. 5, IEEE 2011, pp. 931-934, 8) Wen-Cheng Lai1, J. F. Huang, C. M. Hsu and Wang-Tyng LAY, “A 10-GHz Low Power CMOS Voltage Controlled Oscillator Chip Design for Wireless Application” Computer, Consumer and Control (IS3C), 2014 International Symposium on Department of Electronic Engineering, IEEE 2014, pp. 1034 – 1036.