SlideShare une entreprise Scribd logo
1  sur  28
Thursday, October 26, 2017
1
GROUP MEMBERS :
•Muhammad Umar (R1F15Bscs0015)
• Hardwired
• Microprogrammed
Instruction code
Combinational
Logic Circuits
Memory
Sequence
Counter
.
.
Control
signals
Control
signals
Next Address
Generator
(sequencer)
CAR Control
Memory
CDR
Decodin
g
Circuit
Memory
.
.
CAR: Control Address Register
CDR: Control Data RegisterInstruction code
Thursday, October 26, 2017
3
Control Unit :
The control unit (CU) is a component of a
computer's central processing unit (CPU)
that directs the operation of the processor.
It tells the computer's memory,
arithmetic/logic unit and input and output
devices on how to respond to a program's
instructions.
Thursday, October 26, 2017
4
Hardwire :
Hardwire control is a control
mechanism that generates control signals
by using an appropriate Finite State
Machine (FSM). Actually we sort it on
circuit.
The disadvantage is that wrong wiring
waste waste the whole circuit and time .
Thursday, October 26, 2017
5
Microprogrammed :
Microprogrammed control is a control
mechanism that generates control signals
by reading a memory called a Control
Storage (CS) that certain control signals.
It’s like a chips or bio’s and digital clock
watch (Masjid) is a chiped
microprogrammed.
Flexibility (change time etc )…
Thursday, October 26, 2017
6
HARDWIRED CONTROL
UNIT
MICROPROGRAMMED
CONTROL UNIT
1) Speed is fast.
2) More costlier.
3) Occurrence of error is more.
4) Control functions implemented in
hardware
5) Not flexible to accommodate new
system specification or new
instruction redesign is required.
6) Difficult to handle complex instruction
sets.
7) Complicated design process.
8) Complex decoding and sequencing
logic.
9) More chip area.
10) Application:
Mostly RISC microprocessor.
1) Speed is slow.
2) Cheaper.
3) Occurrence of error is less.
4) Control functions implemented in
software
5) More flexible to accommodate new
system specification or new
instructions
6) Easier to handle complex instruction
sets
7) Orderly, systematic and simple
design process.
8) Easier decoding and sequencing
logic
9) Less chip area.
10) Application:
Mainframes some microprocessors
Thursday, October 26, 2017
7
Control Signals.
Control Variables.
Control Word.
Control Memory.
Microinstructions.
Microprogram.
Thursday, October 26, 2017
8
• Control Signals :
Group of bits used to select paths in Multiplexer,decoder
and Arithematic logic units.
• Control Variables :
Multiple Micro-operations
i.e a=a+b
• Binary variables specify micro-operations
• Control Word :
String of 1’s and 0’s represented control variables.
• Control Memory :
Memory certain control words
Thursday, October 26, 2017
9
• Micro-instructions:
Instructions that makes microprogrammed
are called micro-instruction.
• In micro instruction write program and stored in chip
o Control words stored in control memory.
o Specify control signals for execution of micro operation.
• Micro-program:
Sequence of micro-instruction
Thursday, October 26, 2017
10
• Are the funcional, or
atomic, operations of a
processor.
• A single micro-operation
generally involves a
transfer between
registers, transfer
between registers and
external bus, or a
simple ALU operation.
Thursday, October 26, 2017
11
 Read-only memory (ROM)
 Content of word in ROM at given address specifies
microinstruction
 Each computer instruction initiates series of
microinstructions (micro program) in control memory
 These microinstructions generate micro operations to
• Fetch instruction from main memory
• Evaluate effective address
• Execute operation specified by instruction
• Return control to fetch phase for next instruction
Thursday, October 26, 2017
12
Micro-program are stored in ROM. That
memory is called Control Memory.
(Like A Library)
Address
Control
memory
(ROM)
Control word
(microinstruction)
Thursday, October 26, 2017
13
 Control memory:
• Contains microprograms (set of microinstructions)
• Microinstruction contains
 Bits initiate microoperations
 Bits determine address of next microinstruction
Control
word
Next Address
Generator
(sequencer)
CAR
Control
Memory
(ROM)
CDR
External
input
Thursday, October 26, 2017
14
 Control address register (CAR) :
• Specifies address of next microinstruction
 Next address generator (microprogram
sequencer)
• Determines address sequence for control memory
 Microprogram sequencer functions
• Increment CAR by one
• Transfer external address into CAR
• Load initial address into CAR to start control
operations
Thursday, October 26, 2017
15
 Control data register (CDR)- or pipeline
register:
• Holds microinstruction read from control memory
• Allows execution of microoperations specified by
control word simultaneously with generation of next
microinstruction
 Control unit can operate without CDR
Control
word
Next Address
Generator
(sequencer)
CAR
Control
Memory
(ROM)
External
input
Thursday, October 26, 2017
16
Routine :
• Every block of code is “Routine.”
• Group of microinstructions stored in control
memory.
Each computer instruction has its own
microprogram routine to generate
microoperations that execute the
instruction.
Thursday, October 26, 2017
17
 Subroutine:
• Sequence of microinstructions used by other routines
to accomplish particular task
 Example:
• Subroutine to generate effective address of operand
for memory reference instruction
Thursday, October 26, 2017
18
 Branching from one routine to another depends on
status bit conditions.
 Working on the base of condition.
e.g :
{ if a>50;
cout<<message;
----------
----------
----------
}
 Unconditional branch
• Fix value of status bit to 1
e.g :
Goto X;
Thursday, October 26, 2017
19
Each computer instruction has its own
microprogram routine stored in a given
location of the control memory
Mapping:
• Transformation from instruction code bits to
address in control memory where routine is
located
Thursday, October 26, 2017
20
Thursday, October 26, 2017
21
 Each routine must be able to branch to the next routine
in the sequence. An initial address is loaded into the
CAR when power is turned on; this is usually the
address of the first microinstruction in the instruction
fetch routine. Next, the control unit must determine the
effective address of the instruction.
 Address sequencing capabilities required in control
unit
• Incrementing CAR
• Unconditional or conditional branch, depending on status bit
conditions
• Mapping from bits of instruction to address for control memory
• Facility for subroutine call and return
Thursday, October 26, 2017
22
1940
opcode 940
 1 is the opcode.
 940 is the Address.
---------------------------------------------
------------------------------------------
---------------------------------------
CONTROL UNIT
Thursday, October 26, 2017
23
 Computer instruction format:
 Four computer instructions:
(EA is Effective Address)
I Opcode Address
15 14 11 10 0
ADD 0000 AC  AC + M[EA]
BRANCH 0001 if (AC < 0) then (PC  EA)
STORE 0010 M[EA]  AC
EXCHANGE 0011 AC  M[EA], M[EA]  AC
Symbol OP-code Description
Thursday, October 26, 2017
24
• F1,F2,F3 : Micro-operation fields.
• CD : Condition for branching
• BR : Branch Field
• AD : Address Field
Thursday, October 26, 2017
25
CD Condition Symbol Comments
00 Always = 1 U Unconditional branch
01 DR(15) I Indirect address bit
10 AC(15) S Sign bit of AC
11 AC = 0 Z Zero value in AC
BR Symbol Function
00 JMP CAR  AD if condition = 1
CAR  CAR + 1 if condition = 0
01 CALL CAR  AD, SBR  CAR + 1 if condition = 1
CAR  CAR + 1 if condition = 0
10 RET CAR  SBR (Return from subroutine)
11 MAP CAR(2-5)  DR(11-14), CAR(0,1,6)  0
Thursday, October 26, 2017
26
 Sample Format :
 Label May be empty or may specify symbolic address
terminated with colon
 Micro-ops Consists of 1, 2, or 3 symbols separated by commas
 CD One of {U, I, S, Z}
U: Unconditional Branch
I: Indirect address bit
S: Sign of AC
Z: Zero value in AC
 BR One of (JMP, CALL, RET, MAP)
 AD One of (Symbolic address, NEXT, empty).
Thursday, October 26, 2017
27
Thursday, October 26, 2017
28

Contenu connexe

Tendances

Pic microcontroller architecture
Pic microcontroller architecturePic microcontroller architecture
Pic microcontroller architectureDominicHendry
 
Direct memory access (dma)
Direct memory access (dma)Direct memory access (dma)
Direct memory access (dma)Zubair Khalid
 
Computer architecture control unit
Computer architecture control unitComputer architecture control unit
Computer architecture control unitMazin Alwaaly
 
Micro Programmed Control Unit
Micro Programmed Control UnitMicro Programmed Control Unit
Micro Programmed Control UnitKamal Acharya
 
Stack organization
Stack organizationStack organization
Stack organizationchauhankapil
 
Input Output Organization
Input Output OrganizationInput Output Organization
Input Output OrganizationKamal Acharya
 
Instruction pipeline: Computer Architecture
Instruction pipeline: Computer ArchitectureInstruction pipeline: Computer Architecture
Instruction pipeline: Computer ArchitectureInteX Research Lab
 
Superscalar & superpipeline processor
Superscalar & superpipeline processorSuperscalar & superpipeline processor
Superscalar & superpipeline processorMuhammad Ishaq
 
8086 microprocessor-architecture
8086 microprocessor-architecture8086 microprocessor-architecture
8086 microprocessor-architectureprasadpawaskar
 
Unit 3 basic processing unit
Unit 3   basic processing unitUnit 3   basic processing unit
Unit 3 basic processing unitchidabdu
 
8086 modes
8086 modes8086 modes
8086 modesPDFSHARE
 
Control Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unitControl Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unitabdosaidgkv
 

Tendances (20)

Pic microcontroller architecture
Pic microcontroller architecturePic microcontroller architecture
Pic microcontroller architecture
 
Chapter 8
Chapter 8Chapter 8
Chapter 8
 
Direct memory access (dma)
Direct memory access (dma)Direct memory access (dma)
Direct memory access (dma)
 
Computer architecture control unit
Computer architecture control unitComputer architecture control unit
Computer architecture control unit
 
Arm instruction set
Arm instruction setArm instruction set
Arm instruction set
 
Micro Programmed Control Unit
Micro Programmed Control UnitMicro Programmed Control Unit
Micro Programmed Control Unit
 
Stack organization
Stack organizationStack organization
Stack organization
 
Input Output Organization
Input Output OrganizationInput Output Organization
Input Output Organization
 
Instruction pipeline: Computer Architecture
Instruction pipeline: Computer ArchitectureInstruction pipeline: Computer Architecture
Instruction pipeline: Computer Architecture
 
Presentation on risc pipeline
Presentation on risc pipelinePresentation on risc pipeline
Presentation on risc pipeline
 
Superscalar & superpipeline processor
Superscalar & superpipeline processorSuperscalar & superpipeline processor
Superscalar & superpipeline processor
 
8086 microprocessor-architecture
8086 microprocessor-architecture8086 microprocessor-architecture
8086 microprocessor-architecture
 
VLIW Processors
VLIW ProcessorsVLIW Processors
VLIW Processors
 
Unit 3 basic processing unit
Unit 3   basic processing unitUnit 3   basic processing unit
Unit 3 basic processing unit
 
Direct Memory Access
Direct Memory AccessDirect Memory Access
Direct Memory Access
 
Lecture 37
Lecture 37Lecture 37
Lecture 37
 
Linkers
LinkersLinkers
Linkers
 
Osi reference model
Osi reference modelOsi reference model
Osi reference model
 
8086 modes
8086 modes8086 modes
8086 modes
 
Control Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unitControl Units : Microprogrammed and Hardwired:control unit
Control Units : Microprogrammed and Hardwired:control unit
 

En vedette

basic computer programming and micro programmed control
basic computer programming and micro programmed controlbasic computer programming and micro programmed control
basic computer programming and micro programmed controlRai University
 
15 control-computer organization and archietecture-CO-COA
15 control-computer organization and archietecture-CO-COA15 control-computer organization and archietecture-CO-COA
15 control-computer organization and archietecture-CO-COAJay Patel
 
Computer architecture
Computer architectureComputer architecture
Computer architectureneclinux
 
Micro programmed control
Micro programmed  controlMicro programmed  control
Micro programmed controlShashank Singh
 
Origin of Microprocessor and Classification of Microprocessor
Origin of Microprocessor and  Classification of Microprocessor Origin of Microprocessor and  Classification of Microprocessor
Origin of Microprocessor and Classification of Microprocessor Vijay Kumar
 
Types of instructions
Types of instructionsTypes of instructions
Types of instructionsihsanjamil
 
Microprogram Control
Microprogram Control Microprogram Control
Microprogram Control Anuj Modi
 
Instruction Set Architecture
Instruction Set ArchitectureInstruction Set Architecture
Instruction Set ArchitectureDilum Bandara
 

En vedette (8)

basic computer programming and micro programmed control
basic computer programming and micro programmed controlbasic computer programming and micro programmed control
basic computer programming and micro programmed control
 
15 control-computer organization and archietecture-CO-COA
15 control-computer organization and archietecture-CO-COA15 control-computer organization and archietecture-CO-COA
15 control-computer organization and archietecture-CO-COA
 
Computer architecture
Computer architectureComputer architecture
Computer architecture
 
Micro programmed control
Micro programmed  controlMicro programmed  control
Micro programmed control
 
Origin of Microprocessor and Classification of Microprocessor
Origin of Microprocessor and  Classification of Microprocessor Origin of Microprocessor and  Classification of Microprocessor
Origin of Microprocessor and Classification of Microprocessor
 
Types of instructions
Types of instructionsTypes of instructions
Types of instructions
 
Microprogram Control
Microprogram Control Microprogram Control
Microprogram Control
 
Instruction Set Architecture
Instruction Set ArchitectureInstruction Set Architecture
Instruction Set Architecture
 

Similaire à MicroProgrammed Explained .

Design of control unit.pptx
Design of control unit.pptxDesign of control unit.pptx
Design of control unit.pptxShubham014
 
Unit-5-BasicProcessing_Parallel-26-1-2023-5am.pptx
Unit-5-BasicProcessing_Parallel-26-1-2023-5am.pptxUnit-5-BasicProcessing_Parallel-26-1-2023-5am.pptx
Unit-5-BasicProcessing_Parallel-26-1-2023-5am.pptxIronMan665214
 
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORS
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORSA REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORS
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORSIRJET Journal
 
Question 1. please describe an embedded system in less than 100 word.pdf
Question 1. please describe an embedded system in less than 100 word.pdfQuestion 1. please describe an embedded system in less than 100 word.pdf
Question 1. please describe an embedded system in less than 100 word.pdfarmcomputers
 
8 bit Microprocessor with Single Vectored Interrupt
8 bit Microprocessor with Single Vectored Interrupt8 bit Microprocessor with Single Vectored Interrupt
8 bit Microprocessor with Single Vectored InterruptHardik Manocha
 
B.sc cs-ii-u-3.2-basic computer programming and micro programmed control
B.sc cs-ii-u-3.2-basic computer programming and micro programmed controlB.sc cs-ii-u-3.2-basic computer programming and micro programmed control
B.sc cs-ii-u-3.2-basic computer programming and micro programmed controlRai University
 
Bca 2nd sem-u-3.2-basic computer programming and micro programmed control
Bca 2nd sem-u-3.2-basic computer programming and micro programmed controlBca 2nd sem-u-3.2-basic computer programming and micro programmed control
Bca 2nd sem-u-3.2-basic computer programming and micro programmed controlRai University
 
Unit i-introduction
Unit i-introductionUnit i-introduction
Unit i-introductionakruthi k
 
POLITEKNIK MALAYSIA
POLITEKNIK MALAYSIAPOLITEKNIK MALAYSIA
POLITEKNIK MALAYSIAAiman Hud
 
Design of a low power processor for Embedded system applications
Design of a low power processor for Embedded system applicationsDesign of a low power processor for Embedded system applications
Design of a low power processor for Embedded system applicationsROHIT89352
 
IRJET- Design of Low Power 32- Bit RISC Processor using Verilog HDL
IRJET-  	  Design of Low Power 32- Bit RISC Processor using Verilog HDLIRJET-  	  Design of Low Power 32- Bit RISC Processor using Verilog HDL
IRJET- Design of Low Power 32- Bit RISC Processor using Verilog HDLIRJET Journal
 
conrol_Unit_part_of_computer_architecture.pptx
conrol_Unit_part_of_computer_architecture.pptxconrol_Unit_part_of_computer_architecture.pptx
conrol_Unit_part_of_computer_architecture.pptxjbri1395
 
Microchip's PIC Micro Controller
Microchip's PIC Micro ControllerMicrochip's PIC Micro Controller
Microchip's PIC Micro ControllerMidhu S V Unnithan
 
Chronix: Long Term Storage and Retrieval Technology for Anomaly Detection in ...
Chronix: Long Term Storage and Retrieval Technology for Anomaly Detection in ...Chronix: Long Term Storage and Retrieval Technology for Anomaly Detection in ...
Chronix: Long Term Storage and Retrieval Technology for Anomaly Detection in ...Florian Lautenschlager
 

Similaire à MicroProgrammed Explained . (20)

Design of control unit.pptx
Design of control unit.pptxDesign of control unit.pptx
Design of control unit.pptx
 
Unit-5-BasicProcessing_Parallel-26-1-2023-5am.pptx
Unit-5-BasicProcessing_Parallel-26-1-2023-5am.pptxUnit-5-BasicProcessing_Parallel-26-1-2023-5am.pptx
Unit-5-BasicProcessing_Parallel-26-1-2023-5am.pptx
 
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORS
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORSA REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORS
A REVIEW ON ANALYSIS OF 32-BIT AND 64-BIT RISC PROCESSORS
 
Unit 3 CO.pptx
Unit 3 CO.pptxUnit 3 CO.pptx
Unit 3 CO.pptx
 
Question 1. please describe an embedded system in less than 100 word.pdf
Question 1. please describe an embedded system in less than 100 word.pdfQuestion 1. please describe an embedded system in less than 100 word.pdf
Question 1. please describe an embedded system in less than 100 word.pdf
 
8 bit Microprocessor with Single Vectored Interrupt
8 bit Microprocessor with Single Vectored Interrupt8 bit Microprocessor with Single Vectored Interrupt
8 bit Microprocessor with Single Vectored Interrupt
 
CPU.ppd
CPU.ppdCPU.ppd
CPU.ppd
 
Hg3612911294
Hg3612911294Hg3612911294
Hg3612911294
 
Control Memory
Control MemoryControl Memory
Control Memory
 
B.sc cs-ii-u-3.2-basic computer programming and micro programmed control
B.sc cs-ii-u-3.2-basic computer programming and micro programmed controlB.sc cs-ii-u-3.2-basic computer programming and micro programmed control
B.sc cs-ii-u-3.2-basic computer programming and micro programmed control
 
CPU Architecture
CPU ArchitectureCPU Architecture
CPU Architecture
 
Bca 2nd sem-u-3.2-basic computer programming and micro programmed control
Bca 2nd sem-u-3.2-basic computer programming and micro programmed controlBca 2nd sem-u-3.2-basic computer programming and micro programmed control
Bca 2nd sem-u-3.2-basic computer programming and micro programmed control
 
Unit i-introduction
Unit i-introductionUnit i-introduction
Unit i-introduction
 
POLITEKNIK MALAYSIA
POLITEKNIK MALAYSIAPOLITEKNIK MALAYSIA
POLITEKNIK MALAYSIA
 
Design of a low power processor for Embedded system applications
Design of a low power processor for Embedded system applicationsDesign of a low power processor for Embedded system applications
Design of a low power processor for Embedded system applications
 
IRJET- Design of Low Power 32- Bit RISC Processor using Verilog HDL
IRJET-  	  Design of Low Power 32- Bit RISC Processor using Verilog HDLIRJET-  	  Design of Low Power 32- Bit RISC Processor using Verilog HDL
IRJET- Design of Low Power 32- Bit RISC Processor using Verilog HDL
 
conrol_Unit_part_of_computer_architecture.pptx
conrol_Unit_part_of_computer_architecture.pptxconrol_Unit_part_of_computer_architecture.pptx
conrol_Unit_part_of_computer_architecture.pptx
 
module01.ppt
module01.pptmodule01.ppt
module01.ppt
 
Microchip's PIC Micro Controller
Microchip's PIC Micro ControllerMicrochip's PIC Micro Controller
Microchip's PIC Micro Controller
 
Chronix: Long Term Storage and Retrieval Technology for Anomaly Detection in ...
Chronix: Long Term Storage and Retrieval Technology for Anomaly Detection in ...Chronix: Long Term Storage and Retrieval Technology for Anomaly Detection in ...
Chronix: Long Term Storage and Retrieval Technology for Anomaly Detection in ...
 

Dernier

Class 11th Physics NEET formula sheet pdf
Class 11th Physics NEET formula sheet pdfClass 11th Physics NEET formula sheet pdf
Class 11th Physics NEET formula sheet pdfAyushMahapatra5
 
1029-Danh muc Sach Giao Khoa khoi 6.pdf
1029-Danh muc Sach Giao Khoa khoi  6.pdf1029-Danh muc Sach Giao Khoa khoi  6.pdf
1029-Danh muc Sach Giao Khoa khoi 6.pdfQucHHunhnh
 
Grant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy ConsultingGrant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy ConsultingTechSoup
 
1029 - Danh muc Sach Giao Khoa 10 . pdf
1029 -  Danh muc Sach Giao Khoa 10 . pdf1029 -  Danh muc Sach Giao Khoa 10 . pdf
1029 - Danh muc Sach Giao Khoa 10 . pdfQucHHunhnh
 
Beyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactBeyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactPECB
 
IGNOU MSCCFT and PGDCFT Exam Question Pattern: MCFT003 Counselling and Family...
IGNOU MSCCFT and PGDCFT Exam Question Pattern: MCFT003 Counselling and Family...IGNOU MSCCFT and PGDCFT Exam Question Pattern: MCFT003 Counselling and Family...
IGNOU MSCCFT and PGDCFT Exam Question Pattern: MCFT003 Counselling and Family...PsychoTech Services
 
fourth grading exam for kindergarten in writing
fourth grading exam for kindergarten in writingfourth grading exam for kindergarten in writing
fourth grading exam for kindergarten in writingTeacherCyreneCayanan
 
Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)eniolaolutunde
 
The Most Excellent Way | 1 Corinthians 13
The Most Excellent Way | 1 Corinthians 13The Most Excellent Way | 1 Corinthians 13
The Most Excellent Way | 1 Corinthians 13Steve Thomason
 
Arihant handbook biology for class 11 .pdf
Arihant handbook biology for class 11 .pdfArihant handbook biology for class 11 .pdf
Arihant handbook biology for class 11 .pdfchloefrazer622
 
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in DelhiRussian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhikauryashika82
 
BAG TECHNIQUE Bag technique-a tool making use of public health bag through wh...
BAG TECHNIQUE Bag technique-a tool making use of public health bag through wh...BAG TECHNIQUE Bag technique-a tool making use of public health bag through wh...
BAG TECHNIQUE Bag technique-a tool making use of public health bag through wh...Sapna Thakur
 
microwave assisted reaction. General introduction
microwave assisted reaction. General introductionmicrowave assisted reaction. General introduction
microwave assisted reaction. General introductionMaksud Ahmed
 
Disha NEET Physics Guide for classes 11 and 12.pdf
Disha NEET Physics Guide for classes 11 and 12.pdfDisha NEET Physics Guide for classes 11 and 12.pdf
Disha NEET Physics Guide for classes 11 and 12.pdfchloefrazer622
 
Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111Sapana Sha
 
Unit-IV- Pharma. Marketing Channels.pptx
Unit-IV- Pharma. Marketing Channels.pptxUnit-IV- Pharma. Marketing Channels.pptx
Unit-IV- Pharma. Marketing Channels.pptxVishalSingh1417
 
The basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptxThe basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptxheathfieldcps1
 
Z Score,T Score, Percential Rank and Box Plot Graph
Z Score,T Score, Percential Rank and Box Plot GraphZ Score,T Score, Percential Rank and Box Plot Graph
Z Score,T Score, Percential Rank and Box Plot GraphThiyagu K
 
Sanyam Choudhary Chemistry practical.pdf
Sanyam Choudhary Chemistry practical.pdfSanyam Choudhary Chemistry practical.pdf
Sanyam Choudhary Chemistry practical.pdfsanyamsingh5019
 
Measures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and ModeMeasures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and ModeThiyagu K
 

Dernier (20)

Class 11th Physics NEET formula sheet pdf
Class 11th Physics NEET formula sheet pdfClass 11th Physics NEET formula sheet pdf
Class 11th Physics NEET formula sheet pdf
 
1029-Danh muc Sach Giao Khoa khoi 6.pdf
1029-Danh muc Sach Giao Khoa khoi  6.pdf1029-Danh muc Sach Giao Khoa khoi  6.pdf
1029-Danh muc Sach Giao Khoa khoi 6.pdf
 
Grant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy ConsultingGrant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy Consulting
 
1029 - Danh muc Sach Giao Khoa 10 . pdf
1029 -  Danh muc Sach Giao Khoa 10 . pdf1029 -  Danh muc Sach Giao Khoa 10 . pdf
1029 - Danh muc Sach Giao Khoa 10 . pdf
 
Beyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global ImpactBeyond the EU: DORA and NIS 2 Directive's Global Impact
Beyond the EU: DORA and NIS 2 Directive's Global Impact
 
IGNOU MSCCFT and PGDCFT Exam Question Pattern: MCFT003 Counselling and Family...
IGNOU MSCCFT and PGDCFT Exam Question Pattern: MCFT003 Counselling and Family...IGNOU MSCCFT and PGDCFT Exam Question Pattern: MCFT003 Counselling and Family...
IGNOU MSCCFT and PGDCFT Exam Question Pattern: MCFT003 Counselling and Family...
 
fourth grading exam for kindergarten in writing
fourth grading exam for kindergarten in writingfourth grading exam for kindergarten in writing
fourth grading exam for kindergarten in writing
 
Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)
 
The Most Excellent Way | 1 Corinthians 13
The Most Excellent Way | 1 Corinthians 13The Most Excellent Way | 1 Corinthians 13
The Most Excellent Way | 1 Corinthians 13
 
Arihant handbook biology for class 11 .pdf
Arihant handbook biology for class 11 .pdfArihant handbook biology for class 11 .pdf
Arihant handbook biology for class 11 .pdf
 
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in DelhiRussian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
Russian Escort Service in Delhi 11k Hotel Foreigner Russian Call Girls in Delhi
 
BAG TECHNIQUE Bag technique-a tool making use of public health bag through wh...
BAG TECHNIQUE Bag technique-a tool making use of public health bag through wh...BAG TECHNIQUE Bag technique-a tool making use of public health bag through wh...
BAG TECHNIQUE Bag technique-a tool making use of public health bag through wh...
 
microwave assisted reaction. General introduction
microwave assisted reaction. General introductionmicrowave assisted reaction. General introduction
microwave assisted reaction. General introduction
 
Disha NEET Physics Guide for classes 11 and 12.pdf
Disha NEET Physics Guide for classes 11 and 12.pdfDisha NEET Physics Guide for classes 11 and 12.pdf
Disha NEET Physics Guide for classes 11 and 12.pdf
 
Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111
 
Unit-IV- Pharma. Marketing Channels.pptx
Unit-IV- Pharma. Marketing Channels.pptxUnit-IV- Pharma. Marketing Channels.pptx
Unit-IV- Pharma. Marketing Channels.pptx
 
The basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptxThe basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptx
 
Z Score,T Score, Percential Rank and Box Plot Graph
Z Score,T Score, Percential Rank and Box Plot GraphZ Score,T Score, Percential Rank and Box Plot Graph
Z Score,T Score, Percential Rank and Box Plot Graph
 
Sanyam Choudhary Chemistry practical.pdf
Sanyam Choudhary Chemistry practical.pdfSanyam Choudhary Chemistry practical.pdf
Sanyam Choudhary Chemistry practical.pdf
 
Measures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and ModeMeasures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and Mode
 

MicroProgrammed Explained .

  • 2. GROUP MEMBERS : •Muhammad Umar (R1F15Bscs0015)
  • 3. • Hardwired • Microprogrammed Instruction code Combinational Logic Circuits Memory Sequence Counter . . Control signals Control signals Next Address Generator (sequencer) CAR Control Memory CDR Decodin g Circuit Memory . . CAR: Control Address Register CDR: Control Data RegisterInstruction code Thursday, October 26, 2017 3
  • 4. Control Unit : The control unit (CU) is a component of a computer's central processing unit (CPU) that directs the operation of the processor. It tells the computer's memory, arithmetic/logic unit and input and output devices on how to respond to a program's instructions. Thursday, October 26, 2017 4
  • 5. Hardwire : Hardwire control is a control mechanism that generates control signals by using an appropriate Finite State Machine (FSM). Actually we sort it on circuit. The disadvantage is that wrong wiring waste waste the whole circuit and time . Thursday, October 26, 2017 5
  • 6. Microprogrammed : Microprogrammed control is a control mechanism that generates control signals by reading a memory called a Control Storage (CS) that certain control signals. It’s like a chips or bio’s and digital clock watch (Masjid) is a chiped microprogrammed. Flexibility (change time etc )… Thursday, October 26, 2017 6
  • 7. HARDWIRED CONTROL UNIT MICROPROGRAMMED CONTROL UNIT 1) Speed is fast. 2) More costlier. 3) Occurrence of error is more. 4) Control functions implemented in hardware 5) Not flexible to accommodate new system specification or new instruction redesign is required. 6) Difficult to handle complex instruction sets. 7) Complicated design process. 8) Complex decoding and sequencing logic. 9) More chip area. 10) Application: Mostly RISC microprocessor. 1) Speed is slow. 2) Cheaper. 3) Occurrence of error is less. 4) Control functions implemented in software 5) More flexible to accommodate new system specification or new instructions 6) Easier to handle complex instruction sets 7) Orderly, systematic and simple design process. 8) Easier decoding and sequencing logic 9) Less chip area. 10) Application: Mainframes some microprocessors Thursday, October 26, 2017 7
  • 8. Control Signals. Control Variables. Control Word. Control Memory. Microinstructions. Microprogram. Thursday, October 26, 2017 8
  • 9. • Control Signals : Group of bits used to select paths in Multiplexer,decoder and Arithematic logic units. • Control Variables : Multiple Micro-operations i.e a=a+b • Binary variables specify micro-operations • Control Word : String of 1’s and 0’s represented control variables. • Control Memory : Memory certain control words Thursday, October 26, 2017 9
  • 10. • Micro-instructions: Instructions that makes microprogrammed are called micro-instruction. • In micro instruction write program and stored in chip o Control words stored in control memory. o Specify control signals for execution of micro operation. • Micro-program: Sequence of micro-instruction Thursday, October 26, 2017 10
  • 11. • Are the funcional, or atomic, operations of a processor. • A single micro-operation generally involves a transfer between registers, transfer between registers and external bus, or a simple ALU operation. Thursday, October 26, 2017 11
  • 12.  Read-only memory (ROM)  Content of word in ROM at given address specifies microinstruction  Each computer instruction initiates series of microinstructions (micro program) in control memory  These microinstructions generate micro operations to • Fetch instruction from main memory • Evaluate effective address • Execute operation specified by instruction • Return control to fetch phase for next instruction Thursday, October 26, 2017 12
  • 13. Micro-program are stored in ROM. That memory is called Control Memory. (Like A Library) Address Control memory (ROM) Control word (microinstruction) Thursday, October 26, 2017 13
  • 14.  Control memory: • Contains microprograms (set of microinstructions) • Microinstruction contains  Bits initiate microoperations  Bits determine address of next microinstruction Control word Next Address Generator (sequencer) CAR Control Memory (ROM) CDR External input Thursday, October 26, 2017 14
  • 15.  Control address register (CAR) : • Specifies address of next microinstruction  Next address generator (microprogram sequencer) • Determines address sequence for control memory  Microprogram sequencer functions • Increment CAR by one • Transfer external address into CAR • Load initial address into CAR to start control operations Thursday, October 26, 2017 15
  • 16.  Control data register (CDR)- or pipeline register: • Holds microinstruction read from control memory • Allows execution of microoperations specified by control word simultaneously with generation of next microinstruction  Control unit can operate without CDR Control word Next Address Generator (sequencer) CAR Control Memory (ROM) External input Thursday, October 26, 2017 16
  • 17. Routine : • Every block of code is “Routine.” • Group of microinstructions stored in control memory. Each computer instruction has its own microprogram routine to generate microoperations that execute the instruction. Thursday, October 26, 2017 17
  • 18.  Subroutine: • Sequence of microinstructions used by other routines to accomplish particular task  Example: • Subroutine to generate effective address of operand for memory reference instruction Thursday, October 26, 2017 18
  • 19.  Branching from one routine to another depends on status bit conditions.  Working on the base of condition. e.g : { if a>50; cout<<message; ---------- ---------- ---------- }  Unconditional branch • Fix value of status bit to 1 e.g : Goto X; Thursday, October 26, 2017 19
  • 20. Each computer instruction has its own microprogram routine stored in a given location of the control memory Mapping: • Transformation from instruction code bits to address in control memory where routine is located Thursday, October 26, 2017 20
  • 22.  Each routine must be able to branch to the next routine in the sequence. An initial address is loaded into the CAR when power is turned on; this is usually the address of the first microinstruction in the instruction fetch routine. Next, the control unit must determine the effective address of the instruction.  Address sequencing capabilities required in control unit • Incrementing CAR • Unconditional or conditional branch, depending on status bit conditions • Mapping from bits of instruction to address for control memory • Facility for subroutine call and return Thursday, October 26, 2017 22
  • 23. 1940 opcode 940  1 is the opcode.  940 is the Address. --------------------------------------------- ------------------------------------------ --------------------------------------- CONTROL UNIT Thursday, October 26, 2017 23
  • 24.  Computer instruction format:  Four computer instructions: (EA is Effective Address) I Opcode Address 15 14 11 10 0 ADD 0000 AC  AC + M[EA] BRANCH 0001 if (AC < 0) then (PC  EA) STORE 0010 M[EA]  AC EXCHANGE 0011 AC  M[EA], M[EA]  AC Symbol OP-code Description Thursday, October 26, 2017 24
  • 25. • F1,F2,F3 : Micro-operation fields. • CD : Condition for branching • BR : Branch Field • AD : Address Field Thursday, October 26, 2017 25
  • 26. CD Condition Symbol Comments 00 Always = 1 U Unconditional branch 01 DR(15) I Indirect address bit 10 AC(15) S Sign bit of AC 11 AC = 0 Z Zero value in AC BR Symbol Function 00 JMP CAR  AD if condition = 1 CAR  CAR + 1 if condition = 0 01 CALL CAR  AD, SBR  CAR + 1 if condition = 1 CAR  CAR + 1 if condition = 0 10 RET CAR  SBR (Return from subroutine) 11 MAP CAR(2-5)  DR(11-14), CAR(0,1,6)  0 Thursday, October 26, 2017 26
  • 27.  Sample Format :  Label May be empty or may specify symbolic address terminated with colon  Micro-ops Consists of 1, 2, or 3 symbols separated by commas  CD One of {U, I, S, Z} U: Unconditional Branch I: Indirect address bit S: Sign of AC Z: Zero value in AC  BR One of (JMP, CALL, RET, MAP)  AD One of (Symbolic address, NEXT, empty). Thursday, October 26, 2017 27